Интегральные схемы

Подкатегории

📁 АЦП/ЦАП 2520 товаров 📁 Микросхемы усилителей 800 товаров 📁 Аудиокодеки 16 товаров 📁 Аудио ИС 2 товаров 📁 Тактирование и синхронизация 314 товаров 📁 DSP 963 товаров 📁 ИС сбора данных 2 товаров 📁 Цифровые потенциометры 4 товаров 📁 Драйверы и контроллеры дисплеев 1 товаров 📁 FPGA и CPLD 6666 товаров 📁 Интерфейсные ИС 1603 товаров 📁 Драйверы светодиодов 1 товаров 📁 Логические микросхемы 305 товаров 📁 Микросхемы памяти 875 товаров 📁 Микроконтроллеры 18756 товаров 📁 Микропроцессоры 4 товаров 📁 Драйверы двигателей 1 товаров 📁 Прочее 1 товаров 📁 Sensor and Detector Interfaces 1 товаров 📁 Специализированные ИС 15 товаров 📁 Видео ИС 13 товаров

Товары (32865)

ADS5483IRGCR - 16-Bit 135MSPS ADC w/ Buffered Inputs | TI
ADS5483IRGCR

ADS5483IRGCR - 16-Bit 135MSPS ADC w/ Buffered Inputs | TI

The Texas Instruments ADS5483IRGCR is a 16-bit, 135-MSPS pipelined analog-to-digital converter (ADC) with buffered inputs, housed in a 64-pin VQFN (RGC) package measuring 9 mm x 9 mm. It operates from a 5 V analog supply and a 3.3 V digital supply, providing LVDS-compatible digital outputs and supporting 1 input channel. According to the TI datasheet, the ADS5483 belongs to the ADS548x family (ADS5481/ADS5482/ADS5483), enabling a pin-compatible 80/105/135-MSPS platform for scalable system design. An analog-to-digital converter (ADC) is a semiconductor device that samples continuous analog signals and converts them into discrete digital codes, forming the bridge between the analog front-end and the digital signal processing chain. In the system hierarchy, the ADS5483 sits within data converters -> ADC -> high-speed pipelined ADC -> mixed-signal IC. Pipelined ADCs are the workhorse of communications, defense, and test-and-measurement infrastructure because they balance high sample rate, good resolution, and relatively low power. Key features include 135 MSPS maximum sample rate, 16-bit resolution, 1.4 GHz analog input bandwidth, 80 dBFS signal-to-noise ratio (SNR) at 100 MHz input and 135 MSPS clock, and buffered differential analog inputs that absorb driving-amplifier imperfections. The device also features internal dither, LVDS-compatible digital outputs, and an industrial temperature range of -40C to +85C. Programmable gain (0 dB / 3.5 dB / 6 dB) and internal voltage reference simplify board design. Architecturally, the ADS5483 uses a multi-stage pipelined switched-capacitor architecture with 6-bit-per-stage resolution followed by digital error correction. The buffered input stage isolates the switched-capacitor sampling network from the upstream transformer or amplifier, eliminating kick-back and allowing easier front-end design. The on-chip PLL generates the required internal sub-clock phases from a single CMOS/LVDS external clock. Typical applications include software-defined radio (SDR) baseband, radar and electronic-warfare receivers, medical imaging (ultrasound beamforming), high-speed test-and-measurement digitizers, and wireless base-station receiver cards. Its combination of 16-bit resolution and 135 MSPS throughput is well matched to wideband IF-sampling in cellular base-station signal chains. When designing with this device, pay close attention to LVDS output clock-to-data timing and to the input common-mode voltage. The encoded LVDS bits must be deskewed at the receiver FPGA using the per-bit delay calibration recommended in the datasheet. Decoupling must include 0.1 uF and 10 uF capacitors placed within 5 mm of the analog and digital supply pins. This page synthesizes distributor pricing, drop-in ADS548x-family alternatives, and practical design notes not found on a single distributor listing.

Запрос цены Контакты
ADS5484IRGC25 - 16-Bit 170MSPS ADC LVDS 64-VQFN | TI
ADS5484IRGC25

ADS5484IRGC25 - 16-Bit 170MSPS ADC LVDS 64-VQFN | TI

The Texas Instruments ADS5484IRGC25 is a 16-bit, 170-MSPS pipelined analog-to-digital converter (ADC) with buffered inputs, housed in a 64-pin VQFN PowerPAD package (9x9 mm). It operates from a 5V analog supply and a 3.3V digital supply, providing LVDS-compatible digital outputs and achieving 16-bit resolution at 170 MSPS (with the related ADS5485 extending to 200 MSPS). A pipelined ADC is a high-speed successive-approximation architecture that resolves an analog input by passing it through a cascade of low-resolution flash stages, each clocked by one ADC period. Within the broader signal chain, an ADC like the ADS5484 sits between the analog front end (amplifiers, filters, anti-alias stages) and the digital domain (FPGA, ASIC, DSP), where it converts conditioned real-world signals into discrete digital codes for processing. Key features of the ADS5484IRGC25 include buffered analog inputs for high source-impedance isolation, low spurious-free dynamic range (SFDR) and high signal-to-noise ratio (SNR) optimized for wideband input frequencies, an internal reference, and a flexible LVDS output bus. It is specified over the industrial temperature range of -40C to +85C, built on TI's complementary bipolar BiCom3 process, and integrates a 64-VQFN PowerPAD that exposes the die paddle for low thermal resistance. Typical applications include communications receivers, test and measurement instrumentation, medical imaging front ends, radar and LiDAR signal chains, and high-speed data acquisition. The ADS5484 is pin-compatible with the ADS5485 (200 MSPS), ADS5483 (135 MSPS), ADS5482 (105 MSPS), and ADS5481 (80 MSPS), enabling a single PCB layout to support a portfolio of speed grades. For design, place input and reference bypass capacitors as close to the IC as the layout allows, and stitch the exposed pad with multiple thermal vias to a solid ground plane. The ADS5484 is drop-in compatible within the ADS548x family - the ADS5484IRGC25, ADS5485IRGC25, ADS5483IRGCTG4 and ADS5482IRGC25 share the same 64-VQFN PowerPAD footprint. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes that go beyond what the manufacturer datasheet alone provides.

Запрос цены Контакты
ADS5485IRGC25 - 16-Bit 200MSPS ADC, Buffered Inputs | TI
ADS5485IRGC25

ADS5485IRGC25 - 16-Bit 200MSPS ADC, Buffered Inputs | TI

The Texas Instruments ADS5485IRGC25 is a 16-bit, 200-MSPS single-channel pipelined analog-to-digital converter with buffered inputs, housed in a 64-pin VQFN (RGC) 9x9 mm package with exposed thermal pad. It operates from a 5 V analog supply and a 3.3 V digital supply, and provides LVDS-compatible parallel output data. The device is specified for the industrial temperature range of -40C to +85C and is part of TI's ADS548x pin-compatible family spanning 80 MSPS to 200 MSPS. What is a high-speed pipelined ADC? A pipelined analog-to-digital converter is an architecture that processes analog input samples through multiple cascaded low-resolution stages, each stage resolving a portion of the output code before passing the amplified residue to the next stage. This architecture delivers the best combination of speed (tens to hundreds of MSPS) and resolution (12-16 bit) for applications such as test-and-measurement instrumentation, software-defined radio, medical imaging, and radar signal chains. Pipelined ADCs sit within the broader hierarchy of data converter -> ADC -> high-speed ADC -> pipelined ADC -> signal chain IC. Key features include 200 MSPS guaranteed sample rate, 16-bit resolution, internal input buffer to ease front-end driving, LVDS outputs for low-noise digital signaling, and outstanding spurious-free dynamic range (SFDR) at high input frequencies. The buffered input removes the need for an external high-bandwidth op-amp, simplifying the analog front-end and reducing BOM count. The architecture uses a switched-capacitor input sampling network followed by multi-bit-per-stage pipelined conversion with proprietary calibration. The wide input bandwidth and high SFDR enable direct IF sampling of signals up to several hundred MHz, which is increasingly used in lieu of analog mixing stages. Typical applications include high-end test and measurement, software-defined radio receivers, communications base-station digitizers, radar and lidar processing, and medical imaging front-ends such as ultrasound. The pin-compatibility with the slower ADS5484/3/2/1 (200/170/135/105/80 MSPS) lets designers reuse a single PCB layout across multiple product tiers. When designing with this device, pay close attention to the analog input network: the buffered input presents a fixed input impedance and requires a specific RC network at AINP/AINM to set the input common-mode and bandwidth. Maintain a solid ground plane on the VQFN-EP pad for thermal dissipation, and route LVDS pairs with 100 ohm differential impedance and length matching. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

Запрос цены Контакты
ADS54J54IRGC25 - 14-Bit 500MSPS Quad ADC | Texas Instruments
ADS54J54IRGC25

ADS54J54IRGC25 - 14-Bit 500MSPS Quad ADC | Texas Instruments

The Texas Instruments ADS54J54IRGC25 is a quad-channel, 14-bit, 500-MSPS analog-to-digital converter with a JESD204B serial output interface, housed in a 64-pin VQFN (RGC) 9x9 mm package. It integrates four ADC channels, each sampling up to 500 MSPS, and is designed for multi-channel digitization in communications, radar, and test-and-measurement systems. According to the verified datasheet, the part accepts analog inputs up to 1.5 Vpp and supports an operating temperature range of -40C to +85C. An ADC (Analog-to-Digital Converter) is a mixed-signal integrated circuit that samples continuous analog voltages and quantizes them into discrete digital codes. The ADS54J54 belongs to the high-speed pipeline ADC class within the data-converter hierarchy, sitting under the broader categories of data-acquisition ICs and analog/mixed-signal semiconductors. It is engineered for systems that demand simultaneous, phase-coherent multi-channel sampling such as MIMO transceivers, phased-array radar, and medical imaging front ends. Key features include 14-bit resolution, 500 MSPS per channel sample rate, four synchronized channels, JESD204B subclass 0/1 compliant serialized output, and a typical SNR figure suitable for communications and instrumentation. The integrated digital block simplifies downstream FPGA or ASIC capture by reducing board-routing complexity compared to LVDS-based ADCs. Technically, the converter uses a switched-capacitor pipeline architecture followed by on-chip decimation, jitter-cleaning, and digital error correction. The JESD204B serial link supports up to 5 Gbps lane rates with deterministic latency and 8b/10b encoding, enabling deterministic multi-channel synchronization across PCB traces. Typical applications include multi-carrier wireless base-station receivers, phased-array radar digitizers, spectrum and signal analyzers, medical imaging (ultrasound / MRI) beamformers, and high-channel-count test instrumentation. The wide input bandwidth makes it equally usable in cable infrastructure and broadband software-defined-radio platforms. Designers should note the substantial power dissipation (approximately 1 W per channel at 500 MSPS). Use a solid ground plane, well-decoupled supplies (1.0 V, 1.8 V, 3.3 V), and route the JESD204B lanes with controlled impedance. Reference the ADS54J54 EVM and TSW14J56 capture-card patterns for layout and clocking reference. This page consolidates distributor pricing, drop-in alternatives, and applied design notes that supplement the manufacturer datasheet.

Запрос цены Контакты
ADS5517IRGZ25 - 11-Bit 200MSPS ADC, DDR LVDS/CMOS | Texas Instruments
ADS5517IRGZ25

ADS5517IRGZ25 - 11-Bit 200MSPS ADC, DDR LVDS/CMOS | Texas Instruments

The Texas Instruments ADS5517IRGZ25 is a high-performance 11-bit, 200-MSPS pipelined analog-to-digital converter (ADC) with DDR LVDS/CMOS outputs, housed in a 48-pin VQFN (7x7 mm) package (RGZ). It operates from a single 3.3V analog supply and a separate 1.8V digital supply, providing an LVDS-compatible serial or parallel (DDR CMOS) digital interface for downstream FPGAs or ASICs. The device is specified over the industrial temperature range (-40C to +85C) and supports input frequencies up to the Nyquist bandwidth. A pipelined ADC is a high-speed successive-sampling architecture that uses cascaded low-resolution flash stages with residue amplification to digitize analog inputs at hundreds of megasamples per second. Pipelined ADCs are widely used as the converter workhorse for high-speed data acquisition, software-defined radio, digital oscilloscopes and communications infrastructure, where they sit between the analog front end (amplifier, anti-alias filter) and the digital signal processor / FPGA. Key features include low power consumption in CMOS mode, programmable analog input bandwidth, an internal reference with external-reference option, a high-bandwidth input clock buffer with low jitter, and DDR LVDS / DDR CMOS digital output modes. Its pipelined core with digital error correction maintains spurious-free dynamic range (SFDR) and signal-to-noise ratio (SNR) performance at full-scale inputs. Typical applications include wireless base-station IF sampling, test-and-measurement instrumentation, medical imaging digitizers, defense radar receivers, and high-speed industrial digitizers. The 200-MSPS sampling rate supports multicarrier GSM / LTE / W-CDMA receivers and gives substantial decimation headroom for narrowband DSP. When designing with this device, allocate separate analog and digital ground planes with a single-point tie beneath the exposed pad, and place the 3.3V AVDD / 1.8V DRVDD decoupling capacitors as close to the package as possible. Confirm that the downstream receiver supports the chosen LVDS-data-rate and DDR-CMOS timing budget before finalizing the schematic.

Запрос цены Контакты
ADS5521IPAPR - 12-Bit 105MSPS ADC, 64-HTQFP | Texas Instruments
ADS5521IPAPR

ADS5521IPAPR - 12-Bit 105MSPS ADC, 64-HTQFP | Texas Instruments

The Texas Instruments ADS5521IPAPR is a 12-bit, 105-MSPS pipelined analog-to-digital converter (ADC) housed in a 64-pin HTQFP PowerPAD package (10x10 mm). It integrates a high-bandwidth linear sample-and-hold (S/H) front-end and an internal voltage reference to deliver a complete converter solution in a single IC, with 1-channel single-ended CMOS-compatible parallel output. The device operates from a single 3.3V supply, accepts a 2.3 VPP differential analog input, and is rated for the industrial -40C to +85C temperature range. An ADC (analog-to-digital converter) is a data-acquisition integrated circuit that samples a continuous-time analog waveform and produces a discrete-time digital code proportional to the input amplitude. Pipelined ADCs such as the ADS5521IPAPR use a multi-stage architecture with per-stage residue amplification, achieving high sample rates (here 105 MSPS) at moderate resolution (12 bits) with low latency and excellent dynamic performance. They sit in the data-converter hierarchy as: ADC -> Nyquist-rate ADC -> pipelined ADC -> data acquisition IC -> signal chain semiconductor. Key specifications include 12-bit resolution, 105 MSPS maximum sampling rate, 2.3 VPP differential full-scale input range, high SNR and high SFDR at 100 MHz analog input, internal voltage reference, CMOS-compatible parallel digital output, single 3.3V analog supply, and total power dissipation of 564 mW (analog section 571 mW per the full datasheet). The architecture combines an input buffer + linear track-and-hold, a switched-capacitor pipeline core, an internal bandgap reference, and CMOS output drivers. The PowerPAD thermal pad must be soldered to a sufficiently large copper pour to keep junction temperature within the 85C ambient rating at full 105 MSPS operation; otherwise thermal shutdown can be approached at elevated ambient temperatures. The HTQFP-64 plastic package with exposed thermal pad provides a low theta_JA when correctly mounted. Typical applications include medical imaging and ultrasound front-ends, communications IF/baseband signal processing, high-speed instrumentation and data acquisition cards, digital oscilloscope input channels, and radar baseband signal digitisation. The combination of 105 MSPS sample rate and 12-bit resolution also makes the part suitable for industrial non-destructive-testing inspection equipment. When designing with the ADS5521IPAPR, treat the analog input as truly differential: route the two halves as a length-matched, 100-ohm characteristic-impedance pair to the S/H inputs to preserve SFDR at high input frequencies. Decouple AVDD and DVDD at the package pins with a 10 uF bulk + 0.1 uF + 10 nF pyramid; the internal reference removes external reference noise drift but still benefits from a clean analog ground plane divided from the digital return. This page synthesises distributor pricing, drop-in same-package alternatives within the ADS55xx family, application-specific companion parts, and practical PCB layout notes beyond the bare datasheet summary, sourced from the Verified Web Data retrieved on 2026-10-12.

Запрос цены Контакты
ADS5521IPAPRG4 - 12-Bit 105MSPS Pipeline ADC | Texas Instruments
ADS5521IPAPRG4

ADS5521IPAPRG4 - 12-Bit 105MSPS Pipeline ADC | Texas Instruments

The Texas Instruments ADS5521IPAPRG4 is a 12-bit, 105 MSPS analog-to-digital converter (ADC) with a pipelined architecture, housed in a 64-pin HTQFP (PAP) package measuring 10x10 mm. The part provides one differential input channel with 2.3 VPP full-scale input range and operates from a 3.3 V single analog supply. Per the manufacturer datasheet, the converter integrates an internal voltage reference, a high-bandwidth sample-and-hold stage, and on-chip digital error correction to simplify board-level design. An analog-to-digital converter (ADC) is a semiconductor device that transforms continuously varying analog signals into discrete digital codes at a defined sampling rate. Pipelined ADCs use multiple cascaded low-resolution stages, each sampling one clock-cycle later than the previous stage, to achieve high sample rates (tens to hundreds of MSPS) while keeping per-stage conversion speed moderate. Pipelined ADCs sit in the signal chain hierarchy between successive-approximation (SAR) ADCs (lower power, lower speed, kilohertz to low MSPS) and flash ADCs (highest speed, lowest resolution, highest power). They are the workhorse of high-speed digital signal acquisition in communications, instrumentation, defense, and medical imaging systems. Key specifications from the manufacturer datasheet include 105 MSPS maximum sample rate, 12-bit resolution, 2.3 VPP differential input range, 3.3 V single-supply analog operation, and 564 mW typical analog power dissipation. The differential input device supports high spurious-free dynamic range (SFDR) and high signal-to-noise ratio (SNR) at 100 MHz input frequency, making it well suited for digitizing wideband IF signals. Industrial temperature range (-40C to +85C) and Pb-free / green RoHS-compliant packaging suit harsh-environment deployments. The ADS5521 uses a multi-stage pipelined architecture with on-chip sample-and-hold, internal voltage reference, and digital error correction. CMOS outputs deliver LVCMOS-compatible levels; optional LVDS output mode is not used on the PAP package. The pipelined topology provides one clock cycle of pipeline latency and inherent INL/DNL linearity suitable for communications signal chains. Typical applications include wireless communications IF sampling, medical imaging (ultrasound beamforming), radar signal processing, defense electronics (EW / DRFM), cable-headend infrastructure (QAM/DVB-C digitizers), and high-speed data acquisition cards. The wide input bandwidth and high SFDR at 100 MHz IF make the part especially attractive for direct-IF sampling receivers. When designing with this ADC, allocate a quiet analog 3.3V rail separate from the digital 3.3V supply, decouple the AVDD/DRVDD pins with 0.1 uF ceramic plus 10 uF bulk capacitors, and provide a low-jitter clock source - aperture jitter is the dominant SNR-limiting factor at 100 MHz IF. This page synthesizes distributor pricing, drop-in alternates, and practical design guidance not collected in the manufacturer datasheet.

Запрос цены Контакты
ADS5525IRGZ25 - 12-bit 170 MSPS ADC with DDR LVDS/CMOS Outputs
ADS5525IRGZ25

ADS5525IRGZ25 - 12-bit 170 MSPS ADC with DDR LVDS/CMOS Outputs

The Texas Instruments ADS5525IRGZ25 is a high-performance 12-bit, 170-MSPS analog-to-digital converter (ADC) that integrates a low-jitter clock buffer and internal sample-and-hold circuitry in a 48-pin VQFN (RGZ) package measuring 7x7 mm. It supports user-selectable DDR LVDS or parallel CMOS output interfaces, providing flexibility for high-speed digital data capture in imaging, communication, and test equipment. What is a pipelined ADC? A pipelined analog-to-digital converter is a high-speed sampling architecture that cascades multiple low-resolution flash stages to achieve higher resolution while maintaining fast conversion rates. Each stage samples, quantizes, and passes a residue to the next stage, with digital error correction applied across the pipeline. Pipelined ADCs sit within the hierarchy of analog-to-digital converters -> data converters -> signal chain ICs -> semiconductors, and are the dominant choice for sampling rates between 10 MSPS and 500 MSPS where 8- to 16-bit resolution is required. Key features of the ADS5525IRGZ25 include 12-bit resolution, 170 MSPS maximum sampling rate, differential analog inputs, integrated sample-and-hold, programmable internal gain for SFDR optimization at full-scale input, and an LVDS/CMOS selectable output interface that supports both single-data-rate and double-data-rate clocking. The device achieves high SNR and SFDR simultaneously at high input frequencies, making it suitable for digitizing wide-bandwidth IF signals without compromising dynamic range. Architecturally, the converter uses a multi-stage pipelined core with internal reference and biasing networks. It operates from a single 3.3 V analog supply and a 3.3 V or 1.8 V digital supply, with separate analog and digital grounds to minimize coupling. The internal clock buffer accepts an external CMOS clock and distributes low-jitter sampling edges to the pipeline stages. Typical applications include wireless communication base-station receivers, medical imaging systems such as ultrasound beamformers, radar and lidar front-ends, broadband satellite receivers, and high-speed industrial test instrumentation. Programmable gain enables SFDR optimization for narrow-band IF inputs. A primary design consideration is the LVDS/CMOS output-mode selection: DDR LVDS reduces pin count and EMI but requires an LVDS receiver on the FPGA side, while parallel CMOS simplifies board layout but increases the package's digital I/O count. Power dissipation scales with sampling rate and output mode. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone, with cross-references to companion clocking and amplifier parts for a complete signal-chain design.

Запрос цены Контакты
ADS5527IRGZ25 - 12-Bit 210MSPS ADC w/ DDR LVDS/CMOS | TI
ADS5527IRGZ25

ADS5527IRGZ25 - 12-Bit 210MSPS ADC w/ DDR LVDS/CMOS | TI

The Texas Instruments ADS5527IRGZ25 is a 12-bit, 210-MSPS analog-to-digital converter (ADC) with DDR LVDS/CMOS outputs, housed in a 48-pin VQFN (RGZ) 7x7 mm package. Operating from a single 3.3 V analog and digital supply over the -40 °C to +85 °C industrial temperature range, it delivers state-of-the-art dynamic performance using advanced pipelined architecture and integrated sample-and-hold. The device supports both parallel CMOS and DDR LVDS output interfaces, selectable via pin configuration, allowing system designers to trade off pin count, EMI, and board complexity. An analog-to-digital converter (ADC) is a data-converter sub-category of mixed-signal ICs that translates continuous-time analog signals into discrete digital codes for processing by FPGAs, ASICs, DSPs, or microcontrollers. The ADS5527 sits inside the high-speed pipelined ADC family (>100 MSPS), which itself is a subclass of Nyquist-rate data converters, which are part of the broader data-converter category within power management and signal-chain semiconductors. This hierarchy places the part in the high-performance signal-acquisition segment typically used in test-and-measurement, communications, defense, and medical imaging. Key features include 210 MSPS guaranteed sampling rate, 12-bit resolution, 1.4 GHz input bandwidth, DDR LVDS/CMOS programmable outputs, internal reference, low-latency pipeline architecture, and a 48-pin VQFN thermally enhanced package with exposed pad. The wide input bandwidth relaxes the requirements of the front-end analog anti-alias filter and supports undersampling of IF signals in communications receivers. The integrated reference reduces external component count and eases board layout. The architecture uses multiple low-resolution pipeline stages with digital error correction, residue amplifiers, and a final flash stage to achieve low-latency, high-throughput conversion. Internal calibration on power-up reduces gain and offset errors, while the LVDS output drivers provide robust noise immunity and enable long-distance board traces to FPGAs or DSPs without signal-integrity degradation. The CMOS mode allows direct bus connection to general-purpose processors at the cost of higher pin count and EMI. Typical applications are broadband communications receivers, test-and-measurement digitizers, medical imaging front ends, radar and defense signal acquisition, and high-end video processing. For communications, the part commonly digitizes IF signals at base stations. For test equipment, it enables wideband digital oscilloscopes and spectrum analyzers. For medical imaging, it captures high-speed ultrasound or CT detector outputs. When designing with this device, provide clean 3.3 V supplies to AVDD and DVDD with adequate decoupling near the pins, and solder the exposed thermal pad to a low-impedance ground plane for proper heat sinking. The DDR LVDS output clock must be properly aligned with the data lines using FPGA IDDR/SERDES resources, and the input common-mode must be set via the internal VCM pin to maximize SNR. AIN should be AC-coupled through a wideband transformer for single-ended-to-differential conversion. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes that complement, but do not replace, the official Texas Instruments ADS5527 datasheet.

Запрос цены Контакты
ADS5541IPAPR - 14-Bit 105MSPS Pipeline ADC | Texas Instruments
ADS5541IPAPR

ADS5541IPAPR - 14-Bit 105MSPS Pipeline ADC | Texas Instruments

The Texas Instruments ADS5541IPAPR is a 14-bit, 105-MSPS pipeline analog-to-digital converter housed in a 64-pin HTQFP PowerPAD package (10x10 mm) with exposed thermal pad. It accepts a 2.3 VPP differential analog input, operates from a single 3.3 V analog supply, and integrates an internal voltage reference plus a high-bandwidth linear sample-and-hold front end. The part dissipates 564 mW of analog power at full sample rate, with total power dissipation scaling linearly with sampling frequency. According to the TI product page, the parallel CMOS-compatible digital outputs interface seamlessly with common logic families, simplifying downstream FPGA or ASIC capture. A pipeline ADC is a high-speed successive-approximation architecture that uses multiple cascaded low-resolution flash stages and a digital error-correction block to achieve both high sampling rate and high resolution. In the signal-chain taxonomy, the ADS5541IPAPR sits between the analog front end (gain/buffer stages) and the digital processor (FPGA/DSP/ASIC), converting real-world IF or baseband signals into clean 14-bit code words. It is the digital-to-analog converter's counterpart and belongs to the broader category of data converters (ADC/DAC), which themselves fall under mixed-signal ICs and ultimately under semiconductors. Key performance features include 14-bit resolution, 105 MSPS sample rate, high SNR and high SFDR at 100 MHz input, 2.3 VPP differential input range, internal voltage reference, single 3.3 V analog supply, parallel CMOS outputs, and an industrial temperature range of -40C to +85C. The PowerPAD package keeps junction-to-ambient thermal resistance low enough to sustain full-speed operation without external heatsinking. The pipelined architecture allows the part to maintain linearity at high conversion rates while keeping analog front-end power modest. The internal reference removes the need for an external reference IC, reducing BOM cost and PCB area; the differential sample-and-hold stage achieves high spurious-free dynamic range (SFDR) for wideband IF-sampling applications such as communications receivers, radar digitizers, and medical imaging front ends. Typical applications for the ADS5541IPAPR include communications IF/baseband digitizers, radar signal processing, medical imaging front ends (ultrasound beamformers), portable test and measurement instrumentation, and multi-channel data-acquisition cards. Its 105 MSPS ceiling makes it suitable for undersampling intermediate frequencies in software-defined-radio receivers. When designing with this device, budget for a low-noise 3.3 V analog LDO upstream of the AVDD pin, keep analog and digital ground returns separated and joined at a single point under the exposed pad, and provide 50-ohm controlled-impedance routing on the parallel LVCMOS/CMOS output bus. The exposed thermal pad must be soldered to a sufficient copper pour to keep junction temperature within the -40C to +85C operating range. This page synthesizes distributor pricing, drop-in same-package alternatives sourced from TI's catalog, and practical PCB/thermal design guidance not found in the bare datasheet, helping procurement and engineering teams accelerate a drop-in replacement decision in 2026.

Запрос цены Контакты
ADS5542IPAPRG4 - 14-Bit 80MSPS ADC | Texas Instruments
ADS5542IPAPRG4

ADS5542IPAPRG4 - 14-Bit 80MSPS ADC | Texas Instruments

The Texas Instruments ADS5542IPAPRG4 is a 14-bit, 80-MSPS analog-to-digital converter (ADC) housed in a 64-pin HTQFP (PAP) powerpad package. It delivers high signal-to-noise ratio (SNR) and high spurious-free dynamic range (SFDR) at input frequencies up to 100 MHz, accepts a 2.3 VPP differential analog input, and operates from a single 3.3 V analog supply while consuming approximately 554 mW of analog power. An analog-to-digital converter is a semiconductor component that converts continuous-time analog signals into discrete digital codes at a defined sample rate, enabling downstream digital signal processing (DSP), storage, or transmission. ADCs sit within the data-converter (ADC/DAC) tier of the mixed-signal IC hierarchy, which itself belongs to the broader integrated-circuit (semiconductor) taxonomy and is used in virtually every signal-acquisition system. Within this family, the ADS5542IPAPRG4 is a high-speed, high-resolution pipeline ADC optimized for intermediate-frequency (IF) and baseband digitization. Key differentiating specifications include 14-bit resolution, 80 MSPS maximum sample rate, internal voltage reference (eliminating external reference components), single 3.3 V supply operation, and 2.3 VPP differential full-scale input range. The device integrates internal references and offers low differential nonlinearity, making it suitable for wide-bandwidth signal chains. The architecture is a multi-stage pipeline with digital error correction, providing excellent linearity across the operating temperature range (-40 °C to +85 °C industrial). The HTQFP-64 package with exposed thermal pad (PowerPAD) keeps junction temperatures manageable under the 554 mW analog power budget. Internal reference and trimmed scaling reduce BOM count and improve channel-to-channel matching in multi-channel systems. Typical applications include medical imaging front-ends, communications IF sampling, basestation receive paths, test-and-measurement digitizers, and high-end CCD/CIS imaging. Its 80 MSPS rate and 100 MHz analog input bandwidth also suit software-defined-radio (SDR) and quadrature-demodulation architectures. When designing with the ADS5542IPAPRG4, drive the inputs with a fully differential amplifier such as the THS4503 or OPA695 to realize the rated SFDR, and follow the datasheet's recommended decoupling and PCB stack-up to preserve SNR. The exposed thermal pad must be soldered to a sufficiently large ground copper pour for the 554 mW dissipation. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, helping engineers rapidly evaluate the ADS5542IPAPRG4 for new designs and second-source decisions.

Запрос цены Контакты
ADS5546IRGZ25 - 14-Bit 190 MSPS ADC, LVDS/CMOS | Texas Instruments
ADS5546IRGZ25

ADS5546IRGZ25 - 14-Bit 190 MSPS ADC, LVDS/CMOS | Texas Instruments

The Texas Instruments ADS5546IRGZ25 is a 14-bit, 190 MSPS pipelined analog-to-digital converter with a single differential input and selectable DDR LVDS or parallel CMOS outputs, housed in a 48-pin VQFN (RGZ) 7x7 mm package with exposed thermal pad. What is a high-speed pipelined ADC? A pipelined analog-to-digital converter (ADC) is a type of data converter that achieves high sample rates by dividing the conversion task into multiple cascaded low-resolution stages, each stage producing a sub-ADC result before passing a residue to the next stage. Within the broader hierarchy: ADC -> data converter -> mixed-signal IC -> semiconductor. Pipelined ADCs sit at the top of the speed-resolution pyramid and dominate communications, instrumentation, and imaging markets. Key features of the ADS5546IRGZ25 include a maximum sample rate of 190 MSPS, 14-bit resolution with no missing codes, 73.2-dBFS SNR at 70-MHz IF input, and 87-dBc SFDR at the same IF with 0 dB gain. Total power dissipation is 1.1 W when operating at full sample rate, with an internal sample-and-hold front end and Double Data Rate (DDR) LVDS outputs that halve the output bus width compared to CMOS. Architecturally, the device uses a multi-stage pipelined core with proprietary error correction to guarantee no-missing-codes performance across the full operating range. The selectable LVDS/CMOS output interface is configurable per design, allowing designers to trade off I/O count against signal integrity and board complexity. A 3.3V analog supply and an internal reference simplify board design. Typical applications include multi-carrier wireless base-station receivers, test and measurement digitizers, medical ultrasound beamformers, defense radar digitizers, and high-speed data acquisition front ends. The wide input bandwidth and excellent linearity also suit software-defined radio (SDR) platforms and high-end oscilloscope front ends. When designing with this converter, allocate a low-noise 3.3V LDO for AVDD, enforce strict ground partitioning between analog and digital grounds joined only under the EPAD, and use controlled-impedance differential routing for the analog input. Decouple each supply pin with a 0.1 uF ceramic plus a 10 uF bulk capacitor to preserve SNR. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, helping engineers evaluate the ADS5546IRGZ25 for production designs.

Запрос цены Контакты
ADS5546IRGZR - 14-Bit 190 MSPS ADC, DDR LVDS/CMOS | Texas Instruments
ADS5546IRGZR

ADS5546IRGZR - 14-Bit 190 MSPS ADC, DDR LVDS/CMOS | Texas Instruments

The Texas Instruments ADS5546IRGZR is a 14-bit, 190 MSPS analog-to-digital converter with user-selectable DDR LVDS or parallel CMOS outputs, housed in a 48-pin VQFN (7x7 mm, RGZ) package. The part combines a high-performance internal sample-and-hold, an internal precision reference, and selectable digital output modes, drawing approximately 1.1 W total power dissipation from a single 3.3 V analog supply with a separate 3.3 V digital supply. An ADC (analog-to-digital converter) is a data-conversion IC that translates a continuous-time, continuous-amplitude analog input into a discrete digital code word at a specified sample rate. The ADS5546 belongs to TI's high-speed pipeline ADC family, sitting in the wider hierarchy of Nyquist-rate data converters and in the broader category of mixed-signal/data-converter semiconductors that include SAR, sigma-delta, and flash converters. Pipeline ADCs like the ADS5546 strike a balance between the high sampling rates needed for IF sampling in communications and the moderate-to-high resolution required by imaging and instrumentation systems. Key features per the TI datasheet include a 190 MSPS maximum sample rate, 14-bit guaranteed no-missing-codes resolution, 73.2 dBFS SNR at 70-MHz IF input, 87 dBc SFDR at 70-MHz IF input (0 dB gain), and both DDR LVDS and parallel CMOS digital interfaces. The internal sample-and-hold architecture delivers excellent AC performance while accepting either an internal or external reference, eliminating the need for external reference decoupling. Internally the converter uses a multi-stage pipeline core with proprietary calibration logic to maintain low distortion across the input bandwidth. The selectable output format (DDR LVDS or parallel CMOS) lets designers choose between high-speed serial-style LVDS links (for FPGA/ASIC multi-channel boards) and lower-rate CMOS buses (for standard FPGAs), simplifying integration into either architecture. Typical applications include communications IF sampling in base stations, 3G/4G wireless receivers, medical imaging front ends such as ultrasound beamformers, defense radar signal processing, and high-end instrumentation such as digital oscilloscopes and spectrum analyzers. The wide input bandwidth and high SNR also suit it to wideband satellite and test-and-measurement receivers. Designers should plan PCB layout with separate analog and digital ground planes joined at a single point near the IC, place bypass capacitors (typically 0.1 microfarad ceramic plus bulk tantalum) close to each supply pin, and route the DDR LVDS pairs as 100-ohm differential transmission lines to the receiving FPGA. Thermally, the part dissipates roughly 1.1 W at 190 MSPS with full-scale input - verify the 7x7 mm VQFN thermal pad layout provides sufficient copper to keep the junction within the industrial temperature range. This page synthesizes distributor pricing and availability, drop-in alternatives from the ADS55xx family and competitors, and practical PCB/high-speed design notes that are not included in the TI datasheet application section.

Запрос цены Контакты
ADS5546IRGZRG4 - 14-Bit 190MSPS ADC DDR LVDS/CMOS | TI
ADS5546IRGZRG4

ADS5546IRGZRG4 - 14-Bit 190MSPS ADC DDR LVDS/CMOS | TI

The Texas Instruments ADS5546IRGZRG4 is a 14-bit, 190-MSPS analog-to-digital converter (ADC) with user-selectable DDR LVDS or parallel CMOS outputs, housed in a 48-pin VQFN (RGZ) 7x7 mm package. It provides 73.2-dBFS SNR and 87-dBc SFDR at a 70-MHz IF input, with total power dissipation of 1.1 W and an integrated sample-and-hold block. The -G4 tape-and-reel suffix indicates the reel packaging variant for high-volume assembly. An analog-to-digital converter is a data converter integrated circuit that captures continuous analog waveforms and translates them into discrete digital codes for processing by FPGAs, ASICs, DSPs, or microcontrollers. Within the broader signal chain it sits between the analog front end (amplifiers, filters) and the digital back end (logic), and the 14-bit/190-MSPS class targets intermediate-frequency sampling in communications, test and measurement, and defense imaging systems where both dynamic range and conversion speed matter. Key features of the ADS5546 include programmable gain (0 dB, 1.5 dB, 3 dB, 6 dB) for SFDR optimization at lower input amplitudes, an internal sample-and-hold with low jitter clock buffer, internal reference with option for external reference mode, and no-missing-codes 14-bit performance. The DDR LVDS interface minimizes pin count for high-speed data capture, while a parallel CMOS mode supports legacy microcontrollers and lower-cost FPGA interfaces. The architecture uses a pipelined core with proprietary linearity-correction techniques, supporting 1.1 W typical power dissipation at 190 MSPS from a 3.3-V analog supply and 1.8-V digital supply. The device is specified over the industrial temperature range (-40C to +85C), making it suitable for outdoor base stations, industrial instrumentation, and defense/aerospace platforms. Typical applications include software-defined radio, broadband wireless receivers, radar signal processing, medical imaging front ends, cable-infrastructure head-end digitizers, and high-end test equipment. The 70-MHz/190-MSPS IF-sampling capability allows direct sampling of intermediate-frequency outputs from a mixer, eliminating a down-conversion stage in many communications designs. When designing with this device, pay close attention to input network layout: a 50-ohm termination combined with a 2-pole anti-alias filter is recommended for clean IF sampling. The DDR LVDS output must be source-synchronous to the FPGA, with tightly matched trace lengths on clock and data pairs. This page synthesizes DigiKey live inventory, TI cross-reference data, parametric alternatives, drop-in MPNs from the ADS55xx family, and practical RF/IF design notes not found in the standalone manufacturer datasheet, helping engineers shorten the BOM selection cycle.

Запрос цены Контакты
ADS5547IRGZ25 - 14-Bit 210 MSPS ADC with DDR LVDS/CMOS | Texas Instruments
ADS5547IRGZ25

ADS5547IRGZ25 - 14-Bit 210 MSPS ADC with DDR LVDS/CMOS | Texas Instruments

The Texas Instruments ADS5547IRGZ25 is a 14-bit, 210 MSPS analog-to-digital converter (ADC) with user-selectable DDR LVDS or CMOS parallel outputs, housed in a 48-pin VQFN (RGZ) 7x7 mm package. It combines high dynamic range with low power dissipation of 1.23 W total, an internal sample-and-hold circuit, and a maximum analog input bandwidth extending to 800 MHz for IF-sampling applications. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous analog input signals and converts them into discrete digital codes at a defined sample rate. High-speed ADCs sit at the front end of digital signal processing chains in communications, radar, instrumentation, and test equipment, where they translate real-world analog waveforms into binary data that an FPGA, ASIC, or DSP can process. Within the broader IC taxonomy, this part belongs to data-conversion ICs, an ADC family, and more specifically a pipelined ADC architecture chosen for sample rates from 100 MSPS to several hundred MSPS. Key performance specifications include 73.3 dBFS signal-to-noise ratio (SNR) at intermediate frequencies, 85 dBc spurious-free dynamic range (SFDR) at a 70 MHz IF input with 0 dB gain, no missing codes across the full 14-bit range, and a DDR LVDS interface that doubles data throughput per output pin. The device includes an internal reference with optional external-reference mode for gain or system-level calibration. The architecture is a multi-stage pipelined converter with on-chip sample-and-hold and digital error correction. Each stage resolves a subset of bits; residue is passed forward with redundancy for digital correction, allowing high sample rates while preserving linearity. The DDR LVDS output bus lets the FPGA capture both data transitions per clock, easing board-level timing closure. Typical applications include multi-carrier wireless base-station receivers, radar and electronic-warfare front ends, medical imaging systems, and high-speed data acquisition cards for test and measurement. The 800 MHz analog input bandwidth enables direct IF sampling, eliminating an analog downconversion stage. Industrial-grade -40C to +85C operation supports outdoor and factory-floor deployment. When laying out a PCB for this converter, keep analog and digital grounds separated under the package and route the DDR LVDS pairs with controlled 100 ohm differential impedance. The exposed thermal pad must be soldered to a continuous ground plane to keep junction temperature within safe limits at 1.23 W continuous dissipation.

Запрос цены Контакты
ADS5562IRGZ25 - 16-bit 80MSPS ADC LVDS/CMOS | Texas Instruments
ADS5562IRGZ25

ADS5562IRGZ25 - 16-bit 80MSPS ADC LVDS/CMOS | Texas Instruments

The Texas Instruments ADS5562IRGZ25 is a 16-bit, 80-MSPS pipelined analog-to-digital converter (ADC) with selectable DDR LVDS or CMOS outputs, housed in a 48-pin VQFN (RGZ) package measuring 7x7 mm. It features 84 dBFS SNR and 85 dBc SFDR at a 3 MHz IF input, supports both 80 MSPS and 40 MSPS operating modes, and includes a low-frequency noise suppression mode that improves noise from DC to approximately 1 MHz. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples continuous-time analog voltages and converts them into discrete digital codes for processing by DSPs, FPGAs, or microcontrollers. High-speed ADCs sit at the data-acquisition front end of communications receivers, instrumentation digitizers, and medical imaging systems, translating real-world analog waveforms into the digital domain at sample rates that must preserve the spectral content of the input signal. The ADS5562 family belongs to the pipelined-ADC architecture class, which delivers multi-Msample/s rates at moderate power and resolution; within the wider hierarchy it is a data-converter > ADC > high-speed ADC > semiconductor IC. Key device features include 16-bit resolution with no missing codes, programmable fine gain in 1 dB steps up to 6 dB, an internal low-frequency noise suppression mode, and flexible DDR LVDS or parallel CMOS output interfaces that ease interfacing with ASICs and FPGAs. The pipelined architecture multiplies per-stage resolution by interleaving sample-and-hold stages, allowing high effective sampling rates while limiting per-stage complexity. Typical applications include multi-carrier GSM/EDGE/LTE base-station receivers, radar signal processing chains, cable-infrastructure head-end equipment, medical ultrasound beamformers, and high-end laboratory test instrumentation. Designers choose the ADS5562IRGZ25 when the system requires 16-bit linearity combined with 80 MSPS throughput in a compact, thermally-efficient package. When laying out the PCB, route the differential clock with 100 ohm controlled-impedance traces, keep analog inputs short and symmetric to preserve SFDR, and provide ample ground planes around the exposed thermal pad. The output mode (LVDS vs CMOS) and word/data formatting must be selected before PLL locking, as changes after lock may corrupt captured samples.

Запрос цены Контакты
ADS574JE - 12-Bit 40kSPS SAR ADC | 28-PDIP | Texas Instruments
ADS574JE

ADS574JE - 12-Bit 40kSPS SAR ADC | 28-PDIP | Texas Instruments

The Texas Instruments ADS574JE is a 12-bit successive-approximation-register (SAR) analog-to-digital converter built using an innovative capacitor-array (CDAC) architecture in low-power CMOS technology. It offers a single 40 kSPS sampling channel in a 28-pin PDIP through-hole package, integrates an on-chip voltage reference, an internal clock, and a full microprocessor interface, and operates from a single +5 V supply. According to the Texas Instruments datasheet, the converter replaces the legacy ADC574 in new designs while adding internal sampling and reducing power dissipation. A successive-approximation ADC (SAR ADC) is a type of Nyquist-rate data converter that uses a binary-search algorithm against an internal capacitor array to digitize an analog input one bit per clock cycle. SAR ADCs sit in the broader taxonomy of analog-to-digital converters, which also include delta-sigma, pipeline, and flash architectures; they are valued for their deterministic latency, lack of pipeline delay, and DC accuracy, making them ideal for multiplexed data-acquisition systems, industrial control loops, and instrumentation front ends. Key features of the ADS574JE include 25 µs maximum acquisition and conversion time, bipolar/unipolar input ranges (0 to +10 V, 0 to +20 V, ±5 V, ±10 V), guaranteed AC and DC performance, internal sample-and-hold in most applications, and a CE-marked commercial temperature grade of 0 °C to +70 °C. The integrated reference eliminates the external reference resistor/capacitor network typically required by older bipolar ADCs, simplifying board layout. Architecturally, the ADS574JE uses a CDAC that reuses the same capacitor array for both acquisition and conversion phases. This eliminates a separate sample-and-hold amplifier in most applications, reduces aperture uncertainty, and keeps the input-signal charge on the array with minimal droop. The result is a complete sampling ADC with deterministic, single-cycle conversion latency compatible with 8-bit and 16-bit microprocessor busses. Typical applications include industrial process-control front ends, multiplexed data-acquisition systems, precision instrumentation, and drop-in upgrades for legacy ADC574 designs. The wide input-voltage range and microprocessor compatibility also make it suitable for retrofit of older -12-bit systems where through-hole 28-pin PDIP is preferred over modern surface-mount footprints. When designing with this device, place the input bypass capacitors close to the analog input pins, keep digital returns separate from analog returns, and verify that the +5 V supply is well decoupled because the internal reference derives from VCC. Avoid driving the analog input beyond ±15 V during transients to protect the input ESD network. This page synthesizes verified distributor availability, parametric drop-in alternatives (including the same-die ADS574JP and ADS574JU temperature-grade siblings), and practical design notes not packaged in the manufacturer datasheet, helping engineers evaluate the ADS574JE for both new designs and legacy ADC574 retrofits.

Запрос цены Контакты
ADS574JEG4 - 12-Bit 40kSPS SAR ADC, Parallel, 28-DIP | TI
ADS574JEG4

ADS574JEG4 - 12-Bit 40kSPS SAR ADC, Parallel, 28-DIP | TI

The Texas Instruments ADS574JEG4 is a 12-bit successive-approximation-register (SAR) analog-to-digital converter (ADC) that delivers sampling rates up to 40 kSPS, packaged in a 28-pin plastic DIP (28-PDIP) through-hole tube. It provides a single 12-bit input channel with a parallel microprocessor-compatible data interface, internal reference, internal clock, and complete sample-and-hold function, eliminating the need for external precision support components. According to the manufacturer datasheet, the device operates from a single +5 V supply and replaces the older ADC574 for new designs while consuming substantially less power. An SAR ADC is a type of data converter that uses a binary-search algorithm implemented with a capacitive digital-to-analog converter (CDAC) and a single high-speed comparator, producing one conversion result per successive approximation cycle. The ADS574's CMOS CDAC architecture yields low power dissipation, deterministic latency, and excellent DC linearity (typical 0.0244% linearity error). Within the converter hierarchy, SAR ADCs sit between flash converters (fastest, lowest resolution) and sigma-delta ADCs (highest resolution, lower bandwidth), making them ideal for industrial process control, instrumentation, and data-acquisition systems where 12-bit accuracy and 40 kSPS throughput are sufficient. Key features include ±5 V analog input range, 0.0244% linearity error, 25 µs maximum acquisition-plus-conversion time, and an operating temperature range of -40 °C to +85 °C. The integrated track-and-hold eliminates the need for an external sample-and-hold amplifier, while on-chip voltage reference and clock generation reduce the external bill of materials. The 8+4 parallel output bus is bus-interfaced for direct connection to 8-bit and 16-bit microprocessors without glue logic. The ADS574's internal reference, capacitor-array CDAC, and CMOS control logic are designed for low-power continuous operation at 40 kSPS. The successive-approximation engine completes a 12-bit conversion in 12 clock cycles after acquisition, delivering deterministic latency for multiplexed input switching. The -40 °C to +85 °C industrial operating range allows deployment in factory-floor, automotive test, and laboratory instrumentation without derating. Typical applications include industrial process control loops, multi-channel data-acquisition front ends, medical instrumentation front ends, weigh-scale and load-cell signal chains, and legacy microprocessor-based board upgrades. The DIP-28 package supports through-hole assembly, simplifying prototyping, repair, and educational lab use where sockets are preferred. When designing with the ADS574, ensure the analog input is buffered and the digital supply is decoupled with a 0.1 µF ceramic cap close to the IC. The 25 µs conversion time means that throughput, not analog bandwidth, is the dominant speed constraint; for continuous streaming, a 40 kSPS rate applies. A higher-resolution successor (ADS7804, ADS8517) is recommended when 16-bit performance is required. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet. Compared to the OEM product page, the alternatives matrix and design_notes here consolidate the engineering trade-offs for a designer selecting a 12-bit, parallel-interface SAR ADC in a DIP package.

Запрос цены Контакты
ADS574JPG4 - 12-Bit 40kSPS SAR ADC, 28-PDIP | Texas Instruments
ADS574JPG4

ADS574JPG4 - 12-Bit 40kSPS SAR ADC, 28-PDIP | Texas Instruments

The Texas Instruments ADS574JPG4 is a 12-bit successive-approximation register (SAR) analog-to-digital converter (ADC) that delivers up to 40 kSPS sampling rate with a maximum 25 µs acquisition + conversion time, housed in a 28-pin PDIP (through-hole DIP, 0.600 inch / 15.24 mm row spacing) package. It integrates a precision voltage reference, internal clock, and a microprocessor-compatible parallel interface on a single CMOS die, enabling direct 8-bit or 16-bit bus connection without external glue logic. A SAR ADC is a member of the data-converter family that performs a binary search across an internal capacitive digital-to-analog converter (CDAC) to digitize an input sample in N clock cycles, where N is the resolution in bits. Compared with successive-approximation converters, the ADS574 family combines compact architecture with low power consumption and the ability to operate from a single +5 V supply (with an optional -15 V negative rail for bipolar input ranges). SAR ADCs occupy the middle ground between flash converters (very fast, low resolution) and sigma-delta converters (very high resolution, low bandwidth), and are widely used for industrial process control, instrumentation, and data-acquisition front-ends. Key features include ±1 LSB linearity (0.0244%), on-chip sample-and-hold, 0V to +10V, 0V to +20V, or ±5V/±10V input ranges (software-configurable), three-state outputs for direct microprocessor bus connection, and a -40 °C to +85 °C operating temperature range. The 'G4' suffix indicates PB-free assembly with the standard 28-pin PDIP form factor, which remains a popular through-hole choice for legacy industrial, instrumentation, and breadboard-friendly designs where socketed replacement, mechanical robustness, or hand-prototyping is preferred over SMT. The device is a drop-in CMOS successor for legacy ADC574 hybrid converters, providing internal sampling and much lower power consumption with single-supply operation. Its versatile digital interface supports stand-alone operation as well as direct connection to 8080-, 6800-, and 16-bit microprocessors, simplifying both new designs and field retrofits of legacy boards. Typical applications include industrial process-control data acquisition, portable measurement instrumentation, motor-control feedback loops, and replacement of older hybrid ADC574/AD574A modules. The through-hole 28-PDIP package makes it especially suited for prototyping, test equipment, and legacy industrial systems where socketed ICs ease field replacement. When designing with this part, ensure the analog input remains within the selected bipolar or unipolar range and that proper anti-alias filtering precedes the analog input pin. Decoupling with 10 µF and 0.1 µF capacitors close to the supply pins is mandatory to limit digital switching noise on the reference and to preserve linearity. This page synthesizes Verified Web Data, distributor pricing, drop-in alternates drawn from published cross-references, and practical design guidance not aggregated on a single manufacturer or distributor page.

Запрос цены Контакты
ADS574KPG4 - 12-Bit 40kS/s SAR ADC, 28-PDIP | Texas Instruments
ADS574KPG4

ADS574KPG4 - 12-Bit 40kS/s SAR ADC, 28-PDIP | Texas Instruments

The Texas Instruments ADS574KPG4 is a 12-bit successive-approximation-register (SAR) analog-to-digital converter with a single-ended analog input and parallel microprocessor-compatible digital interface, housed in a 28-pin PDIP (0.600 in / 15.24 mm) through-hole package. Per the TI datasheet, it integrates a precision reference, internal clock, and a full microprocessor interface, providing a complete sampling ADC in one IC. The G4 suffix denotes the RoHS-compliant (green) lead-free finish variant of the legacy ADS574K family. An SAR ADC (successive-approximation-register analog-to-digital converter) is a type of data converter that uses a binary-search algorithm and an internal capacitive DAC (CDAC) to convert an analog input voltage to a 12-bit digital code. The SAR architecture occupies the middle ground between flash ADCs (fastest, highest power) and sigma-delta ADCs (highest resolution, lowest bandwidth) and is the dominant topology for 8-16 bit precision conversions up to a few MSPS. The ADS574KPG4 belongs to the precision-converter hierarchy: SAR ADC -> data converter -> ADC -> signal chain -> mixed-signal IC. Key features include 12-bit resolution, 40 kS/s maximum sampling rate, 25 microseconds maximum acquisition-plus-conversion time, single +5 V supply operation (with optional -15 V for bipolar input range), parallel 12-bit output bus, and 0-70 degrees C commercial operating temperature range. The device is a direct drop-in replacement for the older ADC574 in most new designs, offering internal sampling, lower CMOS power, and a simpler single-supply option. The converter uses an innovative low-power CMOS capacitor-array DAC (CDAC) architecture that eliminates the need for an external sample-and-hold in most DC and slowly-varying applications. This simplification, combined with the integrated reference and clock, lets designers add 12-bit data acquisition to microprocessor-based systems with a minimal external parts count, while keeping total power well below bipolar ADC574 implementations. Typical applications include industrial process-control front ends, multiplexed data-acquisition boards, microprocessor-based instrumentation, factory-automation input modules, and legacy 12-bit replacement designs that previously used the ADC574. The 28-PDIP package is convenient for through-hole prototyping, repair, and field-replacement of older systems where SMD parts cannot be retrofitted without a board re-spin. When designing with the ADS574KPG4, ensure the analog input stays within the specified common-mode range for the chosen unipolar/bipolar mode, decouple the supply pins with 0.1 microfarad and 10 microfarad capacitors placed close to the IC, and observe the 25 microsecond conversion-time budget when sequencing multiple channels through an external multiplexer. Note the parallel bus timing carefully when interfacing to modern microcontrollers, which may require logic-level translation. This page synthesizes current distributor pricing, drop-in replacement candidates, application guidance, and practical design notes not found in the manufacturer datasheet, helping engineers select and source the ADS574KPG4 efficiently for new and legacy designs.

Запрос цены Контакты
ADS58C28IRGC25 - Dual 11-Bit 200MSPS ADC | Texas Instruments
ADS58C28IRGC25

ADS58C28IRGC25 - Dual 11-Bit 200MSPS ADC | Texas Instruments

The Texas Instruments ADS58C28IRGC25 is a dual-channel, 11-bit analog-to-digital converter (ADC) sampling up to 200 MSPS, housed in a 64-pin VQFN (RGC) package measuring 9x9 mm. The device uses innovative design techniques to achieve high dynamic performance while consuming extremely low power from a 1.8 V supply, making it well-suited for multi-carrier, wide-bandwidth communications. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous analog voltages into binary digital codes. High-speed pipeline ADCs such as the ADS58C28 use a switched-capacitor pipeline architecture, sampling the input on a track-and-hold stage and propagating the residue through successive low-resolution stages. In the system hierarchy the ADS58C28 sits as: pipeline ADC -> ADC -> data converter -> mixed-signal IC -> integrated circuit. It is a foundational building block for digitizing IF/RF signals in software-defined radio, base stations, and instrumentation. Key specifications include 200 MSPS maximum sample rate, 83 dBc SFDR, 72.5 dBFS SNR with 60 MHz bandwidth using TI's third-generation SNRBoost3G technology, 1.8 V analog/digital supply, and CMOS-compatible LVDS outputs. The SNRBoost3G feature supports wide-bandwidth multi-carrier reception by allowing digital post-processing to remove in-band spurs, dramatically improving effective dynamic range in dense carrier environments. Architecturally, the ADS58C28 uses a differential input buffer, a wide-bandwidth track-and-hold, a digital gain and offset correction loop, and dual parallel LVDS output buses. Per-channel digital decimation filters can be applied to relax anti-alias requirements and reduce out-of-band noise. The 64-pin VQFN package with exposed thermal pad enables compact PCB layouts suitable for mezzanine cards and densely populated base-station line cards. Typical applications include wireless infrastructure receivers (multi-standard 2G/3G/4G/5G base stations), software-defined radio (SDR) and wideband IF sampling, test and measurement instrumentation, radar and EW signal acquisition, and medical imaging front-ends. The dual-channel integration halves the PCB footprint versus two discrete ADCs while preserving channel-to-channel matching. A key design consideration is that the SNRBoost3G mode requires an external FPGA or DSP to perform digital spur cancellation. Designers must allocate LVDS output lanes (DDR) and provide matched-length PCB routing. The 1.8 V supply requires low-noise LDO regulators (e.g., TPS7A4701 family) for the analog AVDD rail to avoid coupling switching noise into the ADC. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on the standalone manufacturer datasheet, providing engineering context beyond the factory datasheet alone.

Запрос цены Контакты
ADS6122IRHBR - 12-bit 65MSPS ADC with DDR LVDS/CMOS Outputs | Texas Instruments
ADS6122IRHBR

ADS6122IRHBR - 12-bit 65MSPS ADC with DDR LVDS/CMOS Outputs | Texas Instruments

The Texas Instruments ADS6122IRHBR is a 12-bit, 65 MSPS low-power analog-to-digital converter (ADC) with selectable parallel CMOS or DDR LVDS outputs, housed in a 32-pin VQFN (RHB) package (5x5 mm). The device belongs to the ADS612x family (ADS6122/23/24/25) which spans sampling rates from 65 MSPS up to 125 MSPS, sharing pin-compatible silicon for hardware scalability. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous analog voltage signals and converts them into discrete digital codes for processing by FPGAs, ASICs, DSPs, or microcontrollers. The ADS6122IRHBR uses a pipelined architecture, a popular topology for high-speed, moderate-resolution converters because it balances sample rate, latency, and power consumption. It sits in the broader taxonomy of data converters -> ADC -> pipelined ADC -> high-speed low-power ADC -> power management and signal chain IC. Key features of the ADS6122IRHBR include 12-bit resolution at up to 65 MSPS, selectable CMOS or DDR LVDS digital interface, low power consumption suitable for portable and densely-populated boards, an internal sample-and-hold, and a 3.3 V analog supply. The pipelined core delivers low latency and excellent spurious-free dynamic range (SFDR) for communications, imaging, and instrumentation front ends. Internal reference and high-impedance analog inputs simplify external BOM. Architecturally, the ADS6122IRHBR combines a high-bandwidth differential input sample-and-hold, a multi-stage switched-capacitor pipeline, and an output stage that can be configured for either single-data-rate CMOS or double-data-rate LVDS. The DDR LVDS mode is particularly valuable for interfacing with high-speed FPGAs and ASICs where board trace count must be minimized at high sampling rates. Typical applications include wireless communication baseband IF sampling, medical imaging front ends, handheld oscilloscopes, radar signal processing, and industrial test and measurement equipment. The 65 MSPS sample rate is well-suited for IF digitization in narrow-band receivers and for ultrasound beamforming preprocessing. When designing with this device, place input RC anti-aliasing networks close to the analog input pins, provide a clean low-noise 3.3V analog rail separate from the digital 3.3V domain, and tie the LVDS/CMOS mode select pin correctly during PCB layout to avoid mode contention. Decouple the supply pins with 0.1 uF and 10 uF capacitors. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes that go beyond the information found in the manufacturer datasheet.

Запрос цены Контакты
ADS6123IRHB25 - 12-Bit 80MSPS Low-Power ADC | Texas Instruments
ADS6123IRHB25

ADS6123IRHB25 - 12-Bit 80MSPS Low-Power ADC | Texas Instruments

The Texas Instruments ADS6123IRHB25 is a 12-bit, 80 MSPS pipelined analog-to-digital converter (ADC) with selectable DDR LVDS or parallel CMOS outputs, housed in a 32-pin VQFN (5x5 mm) power pad package. It combines low power consumption of approximately 110 mW at 80 MSPS with high dynamic performance, making it suitable for portable and high-density multi-channel data acquisition systems where thermal budget and board area are constrained. An analog-to-digital converter (ADC) is an integrated circuit that converts continuous-time analog signals into discrete digital codes for processing by microcontrollers, FPGAs, or DSPs. Pipeline ADCs like the ADS6123 achieve high sample rates (tens to hundreds of MSPS) by distributing conversion work across multiple low-resolution stages, achieving an excellent trade-off between speed, resolution (typically 8-14 bits), and power consumption. The category hierarchy is ADC -> data converter -> data acquisition IC -> signal chain -> mixed-signal semiconductor. Key specifications of the ADS6123IRHB25 include a 12-bit native resolution, 80 MSPS maximum sampling rate (the IRHB25 suffix selects 80 MSPS within the ADS612x speed grade family), a differential analog input with 2 Vpp full-scale range, and internal reference support. The output interface is software-configurable: DDR LVDS for low-noise high-speed board-level transfer at full 80 MSPS, or parallel CMOS for direct low-cost FPGA connections. Input bandwidth is approximately 500 MHz, and spurious-free dynamic range (SFDR) typically exceeds 75 dBc at 70 MHz input. Typical applications for the ADS6123IRHB25 include multi-carrier telecom receivers, low-power portable test and measurement instruments, medical imaging front-ends, and baseband processing blocks in wireless infrastructure. The wide analog supply range (3.0 V to 3.6 V) and digital I/O supply range (1.65 V to 3.6 V) ease integration with 3.3 V and 1.8 V FPGA/ASIC logic, removing the need for level translators and reducing BOM cost. When designing with this ADC, pay close attention to analog input common-mode voltage, clock jitter (below 200 fs RMS is recommended to avoid degrading SNR), and decoupling on the analog supply pins. The exposed thermal pad must be soldered to a sufficient copper pour to maintain junction temperature. Internal reference mode simplifies BOM but external reference mode allows gain calibration across channels. This page combines distributor pricing, drop-in 80 MSPS/65 MSPS same-family alternatives, and field-ready design notes not found in the manufacturer datasheet alone.

Запрос цены Контакты
ADS6123IRHBR - 12-Bit 65MSPS Low-Power ADC | Texas Instruments
ADS6123IRHBR

ADS6123IRHBR - 12-Bit 65MSPS Low-Power ADC | Texas Instruments

The Texas Instruments ADS6123IRHBR is a 12-bit, 65 MSPS, low-power analog-to-digital converter from the ADS612x family, housed in a 32-pin VQFN (5x5 mm) package with exposed thermal pad. It offers 1 differential input channel with selectable parallel CMOS or DDR LVDS outputs, enabling flexible system integration for both low-power CMOS and high-speed LVDS digital interfaces. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous analog waveforms and produces discrete digital codes at a specified sample rate. ADCs sit between the analog front-end (amplifiers, filters) and the digital processing block (FPGA, ASIC, microcontroller), translating real-world signals (IF, baseband, video, sensor outputs) into a digital representation that downstream logic can analyze. The ADS6123 belongs to the pipelined ADC class, which uses a multi-stage architecture to balance high sample rates with low power consumption and small die area. Key specifications of the ADS6123IRHBR include 12-bit resolution, 65 MSPS maximum sample rate (the slowest member of the ADS612x family, which extends to 125 MSPS for ADS6125), 1 input channel, and integrated analog input buffer (the ADS612x family supports buffered or unbuffered input modes). It operates from a single 3.3 V analog supply and a separate 1.8 V digital supply, providing typical SNR around 70 dBFS and SFDR above 80 dBc at low input frequencies. The pipelined architecture uses multiple cascaded low-resolution stages to convert a single sample across several clock cycles, achieving a high throughput while consuming moderate power per conversion. The device supports internal reference voltage generation, eliminating the need for external reference components and reducing BOM cost in space-constrained designs. Typical applications include wireless communication receivers, portable ultrasound imaging, digital oscilloscopes, IF digitization, and CCD/camera signal chains. The 65 MSPS sample rate is well suited for digitizing intermediate-frequency signals in narrow-band radios and for low-frequency medical imaging front-ends. Designers benefit from selectable output interfaces when the same board design must serve different FPGA platforms. When designing with the ADS6123IRHBR, ensure clean analog and digital supply decoupling using 0.1 µF ceramic capacitors placed within 5 mm of each supply pin, and provide a solid ground plane under the exposed thermal pad for optimal thermal and EMI performance. The DDR LVDS output mode may require 100 Ω termination at the FPGA side. This page synthesizes distributor pricing, drop-in pin-compatible alternatives within the ADS612x family, and practical design notes not found in the manufacturer datasheet alone.

Запрос цены Контакты