EPM5130WC-2 vs EPM5130JC-1 Сравнение
Подробное сравнение бок о бок EPM5130WC-2 от Altera и EPM5130JC-1 от Altera. Сравните ключевые характеристики, электрические параметры, упаковку, статус жизненного цикла, цены и наличие, чтобы выбрать лучший компонент для ваших требований.
Сравнение характеристик
| Параметр | EPM5130WC-2 | EPM5130JC-1 |
|---|---|---|
| Бренд | Altera | Altera |
| Категория | FPGA & CPLD | FPGA & CPLD |
| Статус жизненного цикла | Obsolete | Obsolete |
| Наличие | In Stock | In Stock |
| Цена за единицу (USD) | $62,00 | $9,25 |
| Device Family | MAX 5000 | — |
| Product Type | UV-Erasable PLD (CPLD) | CPLD (Complex Programmable Logic Device) |
| Macrocell Count | 128 | — |
| Propagation Delay (tPD) | 45 ns | 40 ns |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 5 V |
| Рабочая температура | 0 °C to 70 °C (Commercial) | 0C to +70C (commercial) |
| Process Technology | CMOS | CMOS |
| Dedicated Inputs | 19 | 19 |
| User I/O Lines | 48 | — |
| Total Inputs (I/O + dedicated) | 68 | — |
| Package Type | 100-terminal Ceramic CQFP (R-CQFP-G100), windowed, gull-wing | — |
| Terminal Pitch | 0.650 mm | — |
| Тип монтажа | Surface Mount | Surface Mount |
| Configuration Memory | UV-erasable CMOS EEPROM cells | — |
| Speed Grade | -2 (45 ns) | — |
| Статус RoHS | [DATA_NEEDED: RoHS status] | [DATA_NEEDED: RoHS compliance] |
| Lead-Free | [DATA_NEEDED: lead-free status] | — |
| Logic Elements | AND/OR array with programmable macrocell register | — |
| Family | — | MAX 5000 |
| Usable Gates | — | 2,500 gates |
| Macrocells | — | 128 |
| Logic Array Blocks (LABs) | — | 8 |
| Maximum Operating Frequency | — | 62.5 MHz |
| I/O Pins | — | 80 |
| Корпус | — | 84-pin PLCC (J-lead) |
| Programming Technology | — | UV-erasable EPROM (quartz window) |
| External Clock Pins | — | 1 global clock |