EPM5130WC-2 vs EPM5130JC-1 对比
详细并排对比 EPM5130WC-2 出自 Altera 和 EPM5130JC-1 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况，以确定最适合您设计需求的元器件。
规格对比
| 参数 | EPM5130WC-2 | EPM5130JC-1 |
|---|---|---|
| 品牌 | Altera | Altera |
| 分类 | FPGA & CPLD | FPGA & CPLD |
| 生命周期状态 | Obsolete | Obsolete |
| 库存状态 | 有库存 | 有库存 |
| 单价（USD） | $62.00 | $9.25 |
| Device Family | MAX 5000 | — |
| Product Type | UV-Erasable PLD (CPLD) | CPLD (Complex Programmable Logic Device) |
| Macrocell Count | 128 | — |
| Propagation Delay (tPD) | 45 ns | 40 ns |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 5 V |
| 工作温度 | 0 °C to 70 °C (Commercial) | 0C to +70C (commercial) |
| Process Technology | CMOS | CMOS |
| Dedicated Inputs | 19 | 19 |
| User I/O Lines | 48 | — |
| Total Inputs (I/O + dedicated) | 68 | — |
| Package Type | 100-terminal Ceramic CQFP (R-CQFP-G100), windowed, gull-wing | — |
| Terminal Pitch | 0.650 mm | — |
| 安装类型 | Surface Mount | Surface Mount |
| Configuration Memory | UV-erasable CMOS EEPROM cells | — |
| Speed Grade | -2 (45 ns) | — |
| RoHS 状态 | [DATA_NEEDED: RoHS status] | [DATA_NEEDED: RoHS compliance] |
| Lead-Free | [DATA_NEEDED: lead-free status] | — |
| Logic Elements | AND/OR array with programmable macrocell register | — |
| Family | — | MAX 5000 |
| Usable Gates | — | 2,500 gates |
| Macrocells | — | 128 |
| Logic Array Blocks (LABs) | — | 8 |
| Maximum Operating Frequency | — | 62.5 MHz |
| I/O Pins | — | 80 |
| 封装 | — | 84-pin PLCC (J-lead) |
| Programming Technology | — | UV-erasable EPROM (quartz window) |
| External Clock Pins | — | 1 global clock |