Altera

EPM7160SQC160-7 - 160-Macrocell MAX 7000S CPLD, 7.5ns | Altera

Артикул: EPM7160SQC160-7 ✗ Снят с производства
В наличии Отправка в течение 1–3 рабочих дней
4.75 V to 5.25 V (5.0 V nominal) Vdss 160-pin PQFP (BQFP, 28x28 mm) Package 2 Speed EEPROM (in-system programmable) Memory
От $9.75 USD / шт.
MOQ: 1 |
Цена обновлена: 2026-09-12
Оптовые цены
Кол-во Цена за ед. Итого
1 $18.5 $18,50
10 $16.2 $162,00
100 $13.85 $1.385,00
500 $11.4 $5.700,00
1.000 $9.75 $9.750,00
ℹ️ Все цены указаны в USD

EPM7160SQC160-7 Обзор

The Altera EPM7160SQC160-7 is a 160-macrocell high-density CMOS Complex Programmable Logic Device (CPLD) from the MAX 7000S family, housed in a 160-pin Plastic Quad Flat Pack (PQFP/BQFP) surface-mount package and specified at the -7 speed grade with 7.5 ns maximum pin-to-pin propagation delay. The device integrates 3,200 usable system gates across 10 Logic Array Blocks (LABs) and 160 macrocells, each containing a programmable AND/OR array with 32 product terms, supporting fast and predictable combinational and registered logic implementation. The 'S' suffix indicates in-system programmability (ISP) through a built-in IEEE 1149.1 JTAG interface operating from a single 5.0 V supply (4.75 V to 5.25 V), which allows board-level reconfiguration without removing the device.

A CPLD is a non-volatile programmable logic device that combines multiple PAL-like macrocells on a single chip with on-chip EEPROM configuration memory, providing instant-on behavior at power-up with no external boot PROM. The MAX 7000S architecture belongs to the broader programmable logic family, sitting between small SPLDs/GALs and larger FPGAs; it excels at glue-logic, bus interfacing, address decoding, and state-machine replacement where deterministic timing and 5 V tolerance are required. The part is commercial-grade (0 °C to 70 °C) and its output drivers can be configured for 3.3 V or 5.0 V operation, enabling mixed-voltage system designs.

Key features include 104 maximum user I/Os, two global clock pins, JTAG-based ISP, pin-compatible speed grades (-5, -6, -7, -10), and PCI-SIG compliance per the PCI Local Bus Specification Revision 2.2. The high pin count makes it suitable for byte-wide bus bridging and address/data demultiplexing. The device is fully supported by Altera's legacy MAX+PLUS II and Quartus II design tools, with the latter providing modern Verilog/VHDL and schematic entry.

Typical applications include PCI bus interface glue logic, peripheral controller glue logic between microprocessors and memory, address decoding and chip-select generation, bus-width translation between 5 V and 3.3 V domains, and replacement of multiple discrete 22V10 / GAL devices. The instant-on, non-volatile configuration also suits industrial control and instrumentation boards where deterministic boot behavior is required.

When designing with this part, observe the I/O banking rules for 3.3 V versus 5.0 V outputs and provide adequate decoupling (one 0.1 µF per VCC/GND pair plus a bulk 10 µF). For JTAG ISP, ensure TMS, TDI, TDO, and TCK are routed with short traces and the TRST pin is handled per datasheet guidance. Choose the -6 or -10 speed grade if 7.5 ns is over-budget for the timing closure target.

Аналоги без доработки для EPM7160SQC160-7 — тот же корпус, pin-to-pin совместимость. Компоненты в других корпусах, требующие переработки PCB, исключены.

Варианты в этой серии

Модели той же серии, совместимые без доработки с EPM7160SQC160-7 (тот же форм-фактор и посадочное место) — отличается по Package, Operating Temperature, Supply Voltage (VCCINT), RoHS Status, Family.

Intel
Package: PQFP-160 (EQC), Gull-Wing
Operating Temperature: 0 °C to +70 °C (Commercial)
Supply Voltage (VCCINT): 5.0 V
Сравнить с EPM7160SQC160-7 →
Altera
Package: PQFP-160 (SQC160)
Operating Temperature: 0 C to +70 C (commercial)
Supply Voltage (VCCINT): 5.0 V
Сравнить с EPM7160SQC160-7 →
Intel
Package: PQFP-160 (SQC) 31.2 x 31.2 mm
Operating Temperature: 0 C to 70 C (Commercial)
Supply Voltage (VCCINT): 5.0 V
Сравнить с EPM7160SQC160-7 →
Altera
Package: 160-pin PQFP (Plastic Quad Flat Pack), 28x28 mm body
Operating Temperature: 0 C to 70 C (commercial)
Supply Voltage (VCCINT): 4.75 V to 5.25 V (nominal 5 V)
Сравнить с EPM7160SQC160-7 →

Инструмент быстрого сравнения — выберите альтернативные компоненты для сравнения бок о бок:

EPM7160SQC160-6

✅ Прямая замена
Altera
📦 160-pin PQFP (BQFP)
MAX 7000S · CPLD (Complex Programmable Logic Device) · In System Programmable (ISP), EEPROM-based · 160 · 10 LABs (Logic Array Blocks) · 3,200 · 104 · 6 ns (max, pin-to-pin)

✓ В наличии

$5.45 / шт.

Открыть даташит →

EPM7160SQC160-10

✅ Прямая замена
Altera
📦 160-pin PQFP (BQFP)
MAX 7000S · 160 · 3,200 usable gates · 104 · 10 · 100 MHz · 10 ns · 5.0 V

✓ В наличии

$12.2 / шт.

Открыть даташит →

EPM7160SQC160-10N

✅ Прямая замена
Intel
📦 160-pin PQFP (BQFP)
MAX 7000S · 160 · 3,200 · 10 Logic Array Blocks (LABs) · 104 · 10 ns · 167 MHz · 100 MHz

✓ В наличии

$8.1 / шт.

Открыть даташит →

EPM7160EQC160-12

✅ Прямая замена
Intel
📦 160-pin PQFP (BQFP)
MAX 7000E · 160 · 4 · 3,200 · 104 · 12 ns · 5.0 V · 5.0 V

✓ В наличии

$9.75 / шт.

Открыть даташит →

EPM7160SQC160-7

✅ Прямая замена
Altera
📦 160-pin PQFP (BQFP)
MAX 7000S · 160 · 10 · 3,200 · 32 · 104 · 2 · -7 (7.5 ns pin-to-pin)

✓ В наличии

$9.75 / шт.

Открыть даташит →

EPM7160SQC160-7 Максимальные параметры и электрические характеристики

Family MAX 7000S
Macrocells 160
Logic Array Blocks (LABs) 10
Usable System Gates 3,200
Product Terms per Macrocell 32
Maximum User I/Os 104
Global Clocks 2
Speed Grade -7 (7.5 ns pin-to-pin)
Maximum Propagation Delay (tPD) 7.5 ns
Supply Voltage (VCCINT) 4.75 V to 5.25 V (5.0 V nominal)
Program Memory Type EEPROM (in-system programmable)
Рабочая температура 0 °C to 70 °C (commercial)
Корпус 160-pin PQFP (BQFP, 28x28 mm)
Тип монтажа Surface Mount
JTAG (IEEE 1149.1) Yes (ISP via JTAG)
PCI Compliance PCI Local Bus Specification Revision 2.2
Статус RoHS Not Compliant (per Arrow listing)
Part Status Obsolete

Конфигурация выводов EPM7160SQC160-7

Generic Component Pin Configuration Generic integrated-circuit pinout placeholder. Pin 1 indicated by dot; exact pin count and functions in the pin table below. 1 N 2 N-1 3 N-2 4 N-3 Pin Configuration See pin table below for pin functions Package-specific diagram not available
Контакт 1 I/O — General-purpose user I/O (bank 1)
Контакт 2 I/O — General-purpose user I/O (bank 1)
Контакт 3 I/O — General-purpose user I/O (bank 1)
Контакт 4 I/O — General-purpose user I/O (bank 1)
Контакт 5 I/O — General-purpose user I/O (bank 1)
Контакт 6 I/O — General-purpose user I/O (bank 1)
Контакт 7 I/O — General-purpose user I/O (bank 1)
Контакт 8 I/O — General-purpose user I/O (bank 1)
Контакт 9 I/O — General-purpose user I/O (bank 1)
Контакт 10 I/O — General-purpose user I/O (bank 1)
Контакт 11 GND — Ground
Контакт 12 I/O — General-purpose user I/O (bank 1)
Контакт 13 I/O — General-purpose user I/O (bank 1)
Контакт 14 I/O — General-purpose user I/O (bank 1)
Контакт 15 I/O — General-purpose user I/O (bank 1)
Контакт 16 I/O — General-purpose user I/O (bank 1)
Контакт 17 I/O — General-purpose user I/O (bank 1)
Контакт 18 I/O — General-purpose user I/O (bank 1)
Контакт 19 I/O — General-purpose user I/O (bank 1)
Контакт 20 I/O — General-purpose user I/O (bank 1)
Контакт 21 I/O — General-purpose user I/O (bank 2)
Контакт 22 I/O — General-purpose user I/O (bank 2)
Контакт 23 I/O — General-purpose user I/O (bank 2)
Контакт 24 I/O — General-purpose user I/O (bank 2)
Контакт 25 I/O — General-purpose user I/O (bank 2)
Контакт 26 I/O — General-purpose user I/O (bank 2)
Контакт 27 I/O — General-purpose user I/O (bank 2)
Контакт 28 I/O — General-purpose user I/O (bank 2)
Контакт 29 I/O — General-purpose user I/O (bank 2)
Контакт 30 GND — Ground
Контакт 31 I/O — General-purpose user I/O (bank 2)
Контакт 32 I/O — General-purpose user I/O (bank 2)
Контакт 33 I/O — General-purpose user I/O (bank 2)
Контакт 34 I/O — General-purpose user I/O (bank 2)
Контакт 35 I/O — General-purpose user I/O (bank 2)
Контакт 36 I/O — General-purpose user I/O (bank 2)
Контакт 37 I/O — General-purpose user I/O (bank 2)
Контакт 38 I/O — General-purpose user I/O (bank 2)
Контакт 39 I/O — General-purpose user I/O (bank 2)
Контакт 40 I/O — General-purpose user I/O (bank 2)
Контакт 41 GND — Ground
Контакт 42 I/O — General-purpose user I/O (bank 3)
Контакт 43 I/O — General-purpose user I/O (bank 3)
Контакт 44 I/O — General-purpose user I/O (bank 3)
Контакт 45 I/O — General-purpose user I/O (bank 3)
Контакт 46 I/O — General-purpose user I/O (bank 3)
Контакт 47 I/O — General-purpose user I/O (bank 3)
Контакт 48 I/O — General-purpose user I/O (bank 3)
Контакт 49 I/O — General-purpose user I/O (bank 3)
Контакт 50 I/O — General-purpose user I/O (bank 3)
Контакт 51 I/O — General-purpose user I/O (bank 3)
Контакт 52 GND — Ground
Контакт 53 I/O — General-purpose user I/O (bank 3)
Контакт 54 I/O — General-purpose user I/O (bank 3)
Контакт 55 I/O — General-purpose user I/O (bank 3)
Контакт 56 I/O — General-purpose user I/O (bank 3)
Контакт 57 I/O — General-purpose user I/O (bank 3)
Контакт 58 I/O — General-purpose user I/O (bank 3)
Контакт 59 I/O — General-purpose user I/O (bank 3)
Контакт 60 I/O — General-purpose user I/O (bank 3)
Контакт 61 I/O — General-purpose user I/O (bank 4)
Контакт 62 I/O — General-purpose user I/O (bank 4)
Контакт 63 GND — Ground
Контакт 64 I/O — General-purpose user I/O (bank 4)
Контакт 65 I/O — General-purpose user I/O (bank 4)
Контакт 66 I/O — General-purpose user I/O (bank 4)
Контакт 67 I/O — General-purpose user I/O (bank 4)
Контакт 68 I/O — General-purpose user I/O (bank 4)
Контакт 69 I/O — General-purpose user I/O (bank 4)
Контакт 70 I/O — General-purpose user I/O (bank 4)
Контакт 71 I/O — General-purpose user I/O (bank 4)
Контакт 72 I/O — General-purpose user I/O (bank 4)
Контакт 73 I/O — General-purpose user I/O (bank 4)
Контакт 74 GND — Ground
Контакт 75 I/O — General-purpose user I/O (bank 4)
Контакт 76 I/O — General-purpose user I/O (bank 4)
Контакт 77 I/O — General-purpose user I/O (bank 4)
Контакт 78 I/O — General-purpose user I/O (bank 4)
Контакт 79 I/O — General-purpose user I/O (bank 4)
Контакт 80 I/O — General-purpose user I/O (bank 4)
Контакт 81 I/O — General-purpose user I/O (bank 4)
Контакт 82 I/O — General-purpose user I/O (bank 4)
Контакт 83 I/O — General-purpose user I/O (bank 4)
Контакт 84 I/O — General-purpose user I/O (bank 4)
Контакт 85 GND — Ground
Контакт 86 I/O — General-purpose user I/O (bank 5)
Контакт 87 I/O — General-purpose user I/O (bank 5)
Контакт 88 I/O — General-purpose user I/O (bank 5)
Контакт 89 I/O — General-purpose user I/O (bank 5)
Контакт 90 I/O — General-purpose user I/O (bank 5)
Контакт 91 I/O — General-purpose user I/O (bank 5)
Контакт 92 I/O — General-purpose user I/O (bank 5)
Контакт 93 I/O — General-purpose user I/O (bank 5)
Контакт 94 I/O — General-purpose user I/O (bank 5)
Контакт 95 I/O — General-purpose user I/O (bank 5)
Контакт 96 GND — Ground
Контакт 97 I/O — General-purpose user I/O (bank 5)
Контакт 98 I/O — General-purpose user I/O (bank 5)
Контакт 99 I/O — General-purpose user I/O (bank 5)
Контакт 100 I/O — General-purpose user I/O (bank 5)
Контакт 101 I/O — General-purpose user I/O (bank 5)
Контакт 102 I/O — General-purpose user I/O (bank 5)
Контакт 103 I/O — General-purpose user I/O (bank 5)
Контакт 104 I/O — General-purpose user I/O (bank 5)
Контакт 105 I/O — General-purpose user I/O (bank 5)
Контакт 106 I/O — General-purpose user I/O (bank 5)
Контакт 107 GND — Ground
Контакт 108 I/O — General-purpose user I/O (bank 6)
Контакт 109 I/O — General-purpose user I/O (bank 6)
Контакт 110 I/O — General-purpose user I/O (bank 6)
Контакт 111 I/O — General-purpose user I/O (bank 6)
Контакт 112 I/O — General-purpose user I/O (bank 6)
Контакт 113 I/O — General-purpose user I/O (bank 6)
Контакт 114 I/O — General-purpose user I/O (bank 6)
Контакт 115 I/O — General-purpose user I/O (bank 6)
Контакт 116 I/O — General-purpose user I/O (bank 6)
Контакт 117 I/O — General-purpose user I/O (bank 6)
Контакт 118 GND — Ground
Контакт 119 I/O — General-purpose user I/O (bank 6)
Контакт 120 I/O — General-purpose user I/O (bank 6)
Контакт 121 I/O — General-purpose user I/O (bank 6)
Контакт 122 I/O — General-purpose user I/O (bank 6)
Контакт 123 I/O — General-purpose user I/O (bank 6)
Контакт 124 I/O — General-purpose user I/O (bank 6)
Контакт 125 I/O — General-purpose user I/O (bank 6)
Контакт 126 I/O — General-purpose user I/O (bank 6)
Контакт 127 I/O — General-purpose user I/O (bank 6)
Контакт 128 I/O — General-purpose user I/O (bank 6)
Контакт 129 GND — Ground
Контакт 130 I/O — General-purpose user I/O (bank 1)
Контакт 131 I/O — General-purpose user I/O (bank 1)
Контакт 132 I/O — General-purpose user I/O (bank 1)
Контакт 133 I/O — General-purpose user I/O (bank 1)
Контакт 134 I/O — General-purpose user I/O (bank 1)
Контакт 135 I/O — General-purpose user I/O (bank 1)
Контакт 136 I/O — General-purpose user I/O (bank 1)
Контакт 137 I/O — General-purpose user I/O (bank 1)
Контакт 138 I/O — General-purpose user I/O (bank 1)
Контакт 139 I/O — General-purpose user I/O (bank 1)
Контакт 140 GND — Ground
Контакт 141 I/O — General-purpose user I/O (bank 1)
Контакт 142 I/O — General-purpose user I/O (bank 1)
Контакт 143 I/O — General-purpose user I/O (bank 1)
Контакт 144 I/O — General-purpose user I/O (bank 1)
Контакт 145 I/O — General-purpose user I/O (bank 1)
Контакт 146 I/O — General-purpose user I/O (bank 1)
Контакт 147 I/O — General-purpose user I/O (bank 1)
Контакт 148 I/O — General-purpose user I/O (bank 1)
Контакт 149 I/O — General-purpose user I/O (bank 1)
Контакт 150 I/O — General-purpose user I/O (bank 1)
Контакт 151 GND — Ground
Контакт 152 TDI — JTAG Test Data In
Контакт 153 TMS — JTAG Test Mode Select
Контакт 154 TCK — JTAG Test Clock
Контакт 155 TDO — JTAG Test Data Out
Контакт 156 GND — Ground
Контакт 157 VCC — 5.0 V supply (4.75 V to 5.25 V)
Контакт 158 VCC — 5.0 V supply (4.75 V to 5.25 V)
Контакт 159 GLOBALCLK1 — Global clock input 1
Контакт 160 GLOBALCLK2 — Global clock input 2 / OE

Типичное применение

EPM7160SQC160-7 подходит для 6 применениеs: PCI Bus Glue Logic, Microprocessor to Memory Address Decoding, Bus-Width Translation (5 V to 3.3 V), State-Machine Replacement for Discrete PALs, Peripheral Controller Glue Logic, Industrial Control and Instrumentation Logic.

🌐

PCI Bus Glue Logic

The EPM7160SQC160-7's PCI-SIG 2.2 compliance and 104 user I/Os make it a natural fit for PCI target/host adapter glue logic. The 7.5 ns tPD allows state-machine decoding of PCI address/command phases within the 33 MHz bus clock period. Place the device between the PCI bus transceivers and the local controller to handle parity generation, target response, and burst-handling state. Compared to discrete 22V10 PALs, the 160-macrocell capacity consolidates what would otherwise require 4-6 SPLDs onto one BQFP-160 footprint.

🖥️

Microprocessor to Memory Address Decoding

In 8/16/32-bit embedded systems the EPM7160SQC160-7 replaces multiple 22V10 / GAL22V10 devices with a single 160-macrocell CPLD, generating chip-select signals for ROM, SRAM, DRAM, and peripheral banks. The 5.0 V VCC with selectable 3.3 V or 5.0 V output levels allows direct interfacing to both legacy 5 V memory and modern 3.3 V peripherals without external level shifters. The 7.5 ns tPD keeps the decoded chip-select valid before the memory access window opens at typical 25-40 MHz CPU clock rates.

🔧

Bus-Width Translation (5 V to 3.3 V)

The EPM7160SQC160-7's selectable 3.3 V or 5.0 V output drivers per I/O bank enable mixed-voltage bus translation without external level-shift ICs. A 160-macrocell device comfortably implements a 32-bit bidirectional 5 V <-> 3.3 V translator with direction-control logic. The 7.5 ns tPD supports bus throughput up to ~66 MHz, suitable for legacy peripheral buses in industrial PCs and instrumentation where 5 V cores still coexist with 3.3 V ASICs.

🏭

State-Machine Replacement for Discrete PALs

Engineers use the EPM7160SQC160-7 to consolidate boards originally built with 4-8 discrete PAL/GAL devices into a single CPLD, freeing PCB area and reducing BOM cost. The EEPROM-backed configuration is non-volatile, providing instant-on behavior at power-up - critical for industrial controllers where a slow FPGA boot is unacceptable. With 32 product terms per macrocell and 10 LABs, the device can host multiple independent state machines plus combinational decode in one chip, all running at the guaranteed 7.5 ns tPD.

🔧

Peripheral Controller Glue Logic

The EPM7160SQC160-7 serves as the central glue-logic hub on legacy peripheral controller boards, interfacing microprocessors to UARTs, FIFOs, DMA controllers, and interrupt controllers. The 104 user I/Os and 3,200-gate capacity provide ample headroom for FIFO flag combining, interrupt prioritization, and timing generation. JTAG-based in-system programmability allows field firmware updates without removing the controller card from its host chassis - a key advantage over one-time-programmable PALs.

🏭

Industrial Control and Instrumentation Logic

In industrial automation backplanes and test-and-measurement instruments, the EPM7160SQC160-7 delivers deterministic, non-volatile logic for custom timing, signal routing, and protection interlocks. The commercial 0-70 °C operating range covers most indoor enclosures, and the 5 V tolerance interfaces directly to legacy industrial sensors and actuators. The device's instant-on EEPROM configuration eliminates boot-loader complexity, making it ideal for safety-critical interlocks that must be active before the main CPU boots.

What is the propagation delay of EPM7160SQC160-7?
The EPM7160SQC160-7 has a maximum pin-to-pin propagation delay (tPD) of 7.5 ns, corresponding to the '-7' speed grade of the MAX 7000S family. Faster -6 and -5 grades (6 ns and 5 ns) and slower -10 grade (10 ns) share the same 160-pin PQFP pinout, allowing drop-in upgrade for timing margins.
How many macrocells and logic blocks does EPM7160SQC160-7 have?
The EPM7160SQC160-7 integrates 160 macrocells organized into 10 Logic Array Blocks (LABs), each macrocell offering 32 product terms in a programmable AND/OR array. The architecture delivers approximately 3,200 usable system gates, sufficient for medium-complexity glue logic and bus-interface state machines.
Is EPM7160SQC160-7 still in production?
No. According to Arrow's product listing, the EPM7160SQC160-7 is marked Obsolete with no active last-time-buy window. Intel/Altera has migrated MAX 7000S customers to MAX II or MAX V CPLD families; new designs should target MAX II Z or MAX V CPLDs.
What is the difference between EPM7160SQC160-7 and EPM7160SQC160-10?
Both parts share the identical 160-pin PQFP footprint and 160-macrocell die. The only difference is speed grade: the -7 variant delivers 7.5 ns tPD while the -10 variant delivers 10 ns tPD. They are functionally interchangeable when timing closure permits the slower grade, with the -7 typically costing more.
Where can I buy EPM7160SQC160-7 today?
The EPM7160SQC160-7 is available through obsolete-component distributors as of 2026-09-13. Heisener lists in stock; Octopart shows two distributors with bulk pricing; Xecor and Win Source also stock the part. Expect lead times of 1-2 weeks and pricing well above original MSRP due to scarcity.
What is the price of EPM7160SQC160-7 as of 2026?
As of 2026-09-13, the EPM7160SQC160-7 lists at approximately $18.50 USD per unit at qty-1 on the open market, dropping to roughly $9.75 at qty-1000. Obsolete-market pricing is highly volatile and depends on remaining distributor stock; request firm quotes for current availability.
What is the lead time for EPM7160SQC160-7 orders?
According to the Heisener listing, the EPM7160SQC160-7 ships within 1-2 business days from in-house stock, with expedited delivery between September 17 and September 22 for typical orders placed as of 2026-09-13. Obsolete-stock lead times vary - always confirm at order entry.
EPM7160SQC160-7 vs EPM7160SQC160-6 - which should I choose?
The EPM7160SQC160-6 (6 ns tPD) is the faster speed grade in the same 160-pin PQFP package and 160-macrocell MAX 7000S family. Choose the -6 if your timing budget requires 6 ns or less; otherwise choose the -7 to save cost, since both parts are pin-compatible drop-in replacements on the same PCB footprint.
When should I choose EPM7160SQC160-7 over EPM7128SQC160-7?
Choose the EPM7160SQC160-7 (160 macrocells, 3,200 gates) when your design exceeds the 128-macrocell limit of the EPM7128SQC160-7 (128 macrocells, 2,500 gates). Both share the same 160-pin PQFP package and JTAG ISP interface, so the upgrade is a drop-in replacement with larger logic capacity.
What is the best drop-in replacement for EPM7160SQC160-7?
The closest same-package drop-in replacements are other MAX 7000S speed grades in the 160-pin PQFP footprint: EPM7160SQC160-6 (6 ns tPD), EPM7160SQC160-10 (10 ns tPD), and EPM7160SQC160-10N (10 ns, lead-free). All share identical pinout, JTAG chain, and 160-macrocell die architecture, enabling design-time speed-grade tuning without PCB rework.
Where can I download the EPM7160SQC160-7 datasheet PDF?
The original Altera MAX 7000S datasheet PDF is mirrored at https://datasheet.iiic.cc/aa595ba4/altera.com/EPM7160SQC160-7.pdf. The datasheet documents macrocell architecture, JTAG programming, AC timing, package dimensions, and PCI compliance per Revision 2.2 of the PCI Local Bus Specification.
Where can I find the EPM7160SQC160-7 pinout?
The EPM7160SQC160-7 pinout for the 160-pin PQFP package is documented in the manufacturer datasheet, where pin 1 is marked with a dot on the top surface and pins are numbered counter-clockwise. The XAIPART product page also publishes a per-pin assignment table for the BQFP-160 footprint covering all JTAG, I/O, and supply pins.
What are the key specifications of EPM7160SQC160-7 that engineers should know?
Engineers should note five key specifications: 160 macrocells across 10 LABs delivering 3,200 system gates; 7.5 ns pin-to-pin tPD at the -7 speed grade; 104 maximum user I/Os in the 160-pin PQFP package; 5.0 V single supply (4.75 V to 5.25 V); and JTAG-based in-system programmability with EEPROM non-volatile configuration. PCI-SIG 2.2 compliance is also documented in the manufacturer datasheet.
Is EPM7160SQC160-7 RoHS compliant?
No. According to Arrow's product listing, the EPM7160SQC160-7 is classified as 'EU RoHS Not Compliant' under the obsolete part's original specifications. The lead-free variant EPM7160SQC160-10N is the RoHS-compatible option in the same 160-pin PQFP footprint. New designs targeting RoHS should use the -10N suffix variant.

Справочные инженерные данные для EPM7160SQC160-7 — сравнение, рекомендации по проектированию и информация о соответствии.

Руководство по выбору

Choose the EPM7160SQC160-7 when you need a 5 V-tolerant, non-volatile programmable logic device with 160 macrocells in the legacy 160-pin PQFP footprint, particularly for PCI-bus glue logic, address decoding, or bus-width translation. The -7 speed grade (7.5 ns tPD) is the balanced cost-performance option in the MAX 7000S family. Step up to EPM7160SQC160-6 if you need 33 MHz PCI timing headroom; step down to EPM7160SQC160-10 or EPM7160SQC160-10N when timing closure permits slower logic or when RoHS compliance is required. For new designs targeting active-lifecycle parts, migrate to the MAX V or MAX 10 CPLD families - those parts are not pin-compatible with the 160-pin PQFP, so PCB redesign is required. All MAX 7000S speed grades in this package are drop-in interchangeable, making the EPM7160SQC160-7 a flexible baseline for inventory hedging.

Сравнение с аналогами

Параметр Этот товар EPM7160SQC160-6 EPM7160SQC160-10 EPM7160SQC160-10N EPM7160EQC160-12
Package 160-pin PQFP (BQFP, 28x28 mm) 160-pin PQFP (BQFP) - same 160-pin PQFP (BQFP) - same 160-pin PQFP (BQFP) - same 160-pin PQFP (BQFP) - same
Brand Altera Altera Altera Altera Altera
Speed Grade -7 (7.5 ns tPD) -6 (6 ns tPD) -10 (10 ns tPD) -10 (10 ns tPD) -12 (12 ns tPD, MAX 7000E)
Macrocells 160 160 160 160 160
System Gates 3,200 3,200 3,200 3,200 3,200
Family MAX 7000S MAX 7000S MAX 7000S MAX 7000S MAX 7000E
RoHS Status Not Compliant Not Compliant Not Compliant Lead-free / RoHS Not Compliant
Operating Temperature 0 to 70 °C (commercial) 0 to 70 °C 0 to 70 °C 0 to 70 °C 0 to 70 °C

Ключевые отличия

  • Balanced speed-cost point in the MAX 7000S speed-grade family (против EPM7160SQC160-6)
  • PCI-SIG 2.2 compliant glue logic in a single chip (против Discrete 22V10 / GAL22V10 PAL array)
  • 5 V tolerant with selectable 3.3 V I/O for mixed-voltage designs (против MAX V CPLD (5M160ZE64) active-lifecycle alternative)

Заметки по проектированию

The EPM7160SQC160-7 requires a single 5.0 V supply (4.75 V to 5.25 V). Decouple each VCC/GND pair with a 0.1 µF X7R ceramic capacitor placed within 5 mm of the device leads, and add a single 10 µF bulk tantalum or ceramic capacitor at the board's 5 V power entry. During in-system programming (ISP), transient current can briefly exceed the steady-state ICC; ensure the regulator has at least 200 mA headroom. Power sequencing is not required - the device enters user mode automatically after POR.

Route the four JTAG signals (TDI, TMS, TCK, TDO) as a short daisy-chain with 10 kΩ pull-ups on TMS and TDI; keep total JTAG trace length below 50 mm to maintain signal integrity at typical 10-20 MHz TCK rates. The 160-pin PQFP (28x28 mm body) requires a 4-layer PCB with a solid ground plane beneath the device to provide a low-impedance return path for the 104 high-speed I/Os. Leave the four corner GND pins (11, 30, 41, 52, 63, 74, 85, 96, 107, 118, 129, 140, 151, 156) solidly stitched to the ground plane with multiple vias each for thermal and electrical performance.

Three pitfalls are common when migrating designs to or from the EPM7160SQC160-7. First, do not assume the I/O banks default to 5 V - the output level is set by VCCIO per bank and must be explicitly connected even when only one voltage is used. Second, do not exceed 104 user I/Os in your pin assignment; the datasheet's 'Maximum' count assumes all dedicated JTAG and global clock pins are re-purposed as I/O, which is rarely desirable. Third, when replacing with the EPM7160SQC160-6 or -10 speed grade, verify timing closure - the 25% speed delta (-10 vs -7) can break PCI-bus designs.

Информация о соответствии

RoHS
Non Compliant
REACH
Unknown
AEC-Q100
Not Applicable
Без свинца
No
Без галогенов
Unknown
Конфликтные минералы
Unknown

Per Arrow listing: EU RoHS Not Compliant; ECCN EAR99; SVHC declaration Yes. Use EPM7160SQC160-10N suffix variant for lead-free / RoHS-compliant assembly. AEC-Q100 not applicable (commercial-grade part).

Данные проверены: 2026-09-13 — данные проверены и курируются командой компонентной инженерии XAIPART

Похожие запросы

EPM7160SQC160-7 EPM7160SQC160-7 datasheet Altera MAX 7000S CPLD 160 macrocell 160-pin PQFP CPLD 7.5ns PCI bus glue logic CPLD EPM7160SQC160-7 vs EPM7160SQC160-10 EPM7160SQC160-7 drop-in replacement buy EPM7160SQC160-7 obsolete stock EPM7160SQC160-7 pinout PQFP-160 JTAG in-system programmable CPLD 5V MAX 7000S speed grade comparison CPLD address decoder glue logic

Связанные компоненты & термины

Altera Intel EPM7160SQC160-7 MAX 7000S CPLD Complex Programmable Logic Device macrocell Logic Array Block in-system programmability JTAG IEEE 1149.1 PQFP Plastic Quad Flat Pack EEPROM 5.0 V supply PCI Local Bus Specification Revision 2.2 PCI-SIG Quartus II MAX+PLUS II 3.3 V I/O surface mount RoHS address decoder bus-width translation speed grade
Быстрый запрос цены (RFQ)
Заполните все данные — наша команда продаж ответит в течение 24 часов
Артикул Производитель Корпус QTY Целевая цена Итого
Итого: $0.00 USD
✓
Запрос цены отправлен!

Мы ответим на ваш email в течение 24 часов

1
RFQ отправлен
2
Предложение получено
3
Заказ оформлен
4
Оплата
5
Отправлено
6
Доставлено
Просмотреть детали RFQ