5M240ZM100C4N vs 5M240ZT100I5N Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng 5M240ZM100C4N sa pamamagitan ng Intel at 5M240ZT100I5N sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro 5M240ZM100C4N 5M240ZT100I5N
Brand Intel Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Aktibo Aktibo
Family MAX V MAX V
Device Family 5M240Z —
Macro Cells 192 —
Logic Elements (typical) 240 —
Maximum Internal Frequency 184.1 MHz 118.3 MHz
Pin-to-Pin Delay (tPD) 7.5 ns —
Supply Voltage - Core 1.71 V to 1.89 V (1.8 V nominal) —
I/O Bank Count [DATA_NEEDED: I/O bank count] —
User I/O Pins (max) [DATA_NEEDED: user I/O count] —
Global Clocks 4 —
Configuration Memory On-chip flash (non-volatile) Non-volatile flash (instant-on)
Programmable via JTAG Yes —
Packhaging 100-ball Micro FBGA (MBGA, 8x8 mm) —
Temperature na Operasyon 0C to +85C (commercial) -40 C to +100 C (Industrial)
Lead-Free / RoHS Yes Yes (LEAD FREE per datasheet header)
Speed Grade C4 (tPD ~7.5 ns) -5
Series — 5M240Z
Device Type — CPLD (Complex Programmable Logic Device)
Logic Elements — 240
Macrocells — 192
User Flash Memory — 8 Kbit
Maximum User I/O — 114
User I/O Pins (per datasheet) — 79
Bilang ng Pins — 100
Package Type — TQFP-100 (T100)
Package Body Size — 14 x 14 mm
Lead Pitch — 0.50 mm
Core Voltage (VCCINT) — 1.8 V
I/O Bank Voltage (VCCIO) — 1.2 V to 3.3 V (bank-dependent)
Pin-to-Pin Delay (tPD1) — 7.5 ns (per datasheet header)
Programming Interface — JTAG (IEEE 1149.1) / ISP
Uri ng Pagpapasok — Surface Mount
Level ng MSL — [DATA_NEEDED: MSL Level]
AEC-Q100 Automotive — Not qualified (Industrial grade)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita