EP1K100QI208-3 vs EP1K100QI208-2 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP1K100QI208-3 sa pamamagitan ng Altera at EP1K100QI208-2 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP1K100QI208-3 EP1K100QI208-2
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete NRND
Family ACEX 1K (FLEX 10K) ACEX-1K
Logic Cells 4,992 —
Configurable Logic Blocks (CLBs) 624 —
Approximate System Gates 100,000 —
User I/O Pins 147 —
Dedicated Inputs 6 —
Core Supply Voltage (VCCINT) 2.5 V nominal (max 2.625 V) —
I/O Supply Voltage (VCCIO) [DATA_NEEDED: VCCIO min/max range] —
Speed Grade -3 (fastest) —
Temperature na Operasyon -40 °C to +85 °C (industrial) -40C to +85C (Industrial)
Packhaging 208-pin PQFP (QFP, gull-wing) 208-pin PQFP (BFQFP)
Terminal Count 208 —
Terminal Form Gull Wing —
Package Code QFP (Power Quad Flat Pack) —
Uri ng Pagpapasok Surface Mount Surface Mount
Configuration Method SRAM, serial/parallel (EPC2/EPC4 supported) —
Embedded Memory EAB blocks (RAM/ROM/multiplier) —
Tindminan RoHS [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS compliance status]
Logic Elements — 4,992 cells
System Gates — 100,000
Logic Array Blocks (LABs) — 624
Embedded Memory (EAB) — 49,152 bits
User I/Os — 147
Maximum Operating Frequency — 250 MHz
Core Voltage (VCCINT) — 2.5 V
Process Technology — 0.22 umm CMOS SRAM
Pitch — 0.5 mm
Configuration Interface — JTAG (IEEE 1149.1) / serial / EPC2
Global Clock Networks — 4
I/O Standards Supported — LVTTL, LVCMOS, PCI, 5V tolerant

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita