EP1K50FC256-1 vs EP1K50FC256-2 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP1K50FC256-1 sa pamamagitan ng Altera at EP1K50FC256-2 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP1K50FC256-1 EP1K50FC256-2
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Family ACEX 1K ACEX 1K Family
Logic Elements / Cells 2,880 —
System Gates 50,000 —
Maximum System Gates 199,000 —
Logic Array Blocks (LABs) 360 —
Embedded Memory (EAB) 40 Kbit (EAB-based) —
Total RAM Bits 40,960 40,960
User I/Os 186 186
Number of I/O Banks [DATA_NEEDED: number of I/O banks] —
Operating Supply Voltage (Core) 2.5 V (2.375 V to 2.625 V) —
Process Technology 0.22 µm CMOS 0.22 µm CMOS
Maximum Internal Frequency 250 MHz —
Configuration Memory Type SRAM —
Packhaging 256-ball FBGA (FineLine BGA) —
Uri ng Pagpapasok Surface Mount Surface Mount
Operating Temperature Grade Commercial (0 °C to +70 °C) —
Tindminan RoHS Non-compliant (per distributor data) Compliant
Part Status Obsolete (per Arrow listing) —
Series — ACEX-1K
Logic Cells / Elements — 2,880
Typical Gates — 50,000
Number of LABs/CLBs — 360
Number of Gates — 50,000
Voltage - Supply — 2.375 V to 2.625 V (nominal 2.5 V)
Propagation Delay — 0.4 ns (per Partstack listing)
Temperature na Operasyon — 0°C to +70°C (commercial)
Packhaging / Kaso — 256-BGA (FineLine BGA, 17x17 mm)
Style ng Pagpapasok — SMD/SMT
Programming Type — In-System Programmable via JTAG (IEEE 1149.1)
Configuration Method — SRAM-based, volatile configuration
REACH Status — Compliant
Level ng MSL — [DATA_NEEDED: MSL level]

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita