EP1K50TC144-1 vs EP1K30TC144-1N Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP1K50TC144-1 sa pamamagitan ng Altera at EP1K30TC144-1N sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP1K50TC144-1 EP1K30TC144-1N
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle NRND Obsolete
Family ACEX-1K —
Logic Elements / Cells 2,880 —
System Gates 50,000 —
Embedded Memory (Bits) 40,960 —
Logic Array Blocks (LABs) 360 —
User I/O Pins 102 —
Core Voltage 2.5 V 2.5 V
I/O Voltage 2.5 V (5-V tolerant I/O) 3.3 V (LVCMOS/LVTTL); 2.5 V tolerant
Maximum Internal Frequency 250 MHz —
Process Technology CMOS 0.18 µm SRAM
Embedded Array Blocks (EABs) Dual-port, configurable as RAM/ROM —
Packhaging 144-pin LQFP (TQFP) —
Uri ng Pagpapasok Surface Mount (Gull-Wing Leads) Surface Mount
Operating Temperature Grade Commercial —
Programming Interface JTAG (IEEE 1149.1) + serial configuration —
Development Tools MAX+PLUS II, Quartus —
Lead-Free / RoHS [DATA_NEEDED: Lead-free / RoHS status] —
Level ng MSL [DATA_NEEDED: MSL moisture sensitivity level] [DATA_NEEDED: MSL moisture sensitivity level]
Series — ACEX-1K
Number of Logic Elements (LEs) — 1,728
Typical Gates — 30,000
Number of Logic Array Blocks (LABs) — 216
Embedded Memory (EAB) — 24,576 bits (6 EABs)
Number of User I/O — 102
Number of I/O Banks — 4
Package Type — 144-LQFP (TQFP)
Temperature na Operasyon — [DATA_NEEDED: operating temperature range]
Configuration — SRAM-based, JTAG (IEEE 1149.1) + serial/parallel passive
PLLs — 6 (per device family)
Tindminan RoHS — [DATA_NEEDED: RoHS compliance status]
Lead-Free — [DATA_NEEDED: lead-free status]

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita