EP910LC-40H vs EP910LC-40 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP910LC-40H sa pamamagitan ng Altera at EP910LC-40 sa pamamagitan ng Rochester Electronics. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP910LC-40H EP910LC-40
Brand Altera Rochester Electronics
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Family Classic EPLD (EP910) —
Macro Cells 24 —
Usable Gates 450 450
Logic Elements 24 macro cells / expandable to 48 via expander terms —
Propagation Delay (tPD) 40 ns max 40 ns
Supply Voltage (VCC) 4.75 V to 5.25 V (5 V nominal) 5 V (single supply)
Supply Current (ICC) Low-power CMOS, typical ICC < 100 mA —
Technology CMOS, UV-erasable EPROM CMOS EPROM
Packhaging 40-pin Ceramic DIP (CDIP-40), JEDEC standard PQCC-44 (Plastic Leaded Chip Carrier, J-lead)
Uri ng Pagpapasok Through-Hole (THT) —
Temperature na Operasyon -40C to +85C (industrial) [DATA_NEEDED: confirm exact temp grade] —
Speed Grade -40 (40 ns tPD) —
Programming Method UV-erase + EPROM program, ~100 erase cycles Altera Logic Programmer (PLAD-J), 4-wire serial
I/O Pins [DATA_NEEDED: I/O count - datasheet indicates 36 user I/O typical] —
Tindminan RoHS [DATA_NEEDED: not confirmed from datasheet - non-RoHS likely given vintage ceramic DIP] Not applicable (legacy)
Manufacturer — Rochester Electronics (Altera original)
Device Family — Altera Classic EPLD - EP910
Product Type — EPLD (Erasable Programmable Logic Device)
Macrocells — 24
Logic Array Blocks — 2 (12 macrocells each)
Maximum Toggle Frequency (fMAX) — 25 MHz
User I/O Pins — 36
Dedicated Inputs — 4
Operating Temperature (Commercial) — 0 C to +70 C
Lead-Free Status — Not applicable

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita