EPF10K130EBC356-1 vs EPF10K130EBC356-1N Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPF10K130EBC356-1 sa pamamagitan ng Altera at EPF10K130EBC356-1N sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPF10K130EBC356-1 EPF10K130EBC356-1N
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Series FLEX 10KE —
Device Family FLEX-10KE Field Programmable Gate Array —
Typical Gate Count 130,000 gates —
Logic Elements (LEs) 6,656 6,656
Embedded Memory (EABs) 65,536 bits (8 Kbyte) / 12 EABs —
Logic Array Blocks (LABs) 832 —
Maximum User I/O 274 —
Maximum Operating Frequency 333 MHz —
Propagation Delay 0.6 ns 0.6 ns
Core Voltage 2.5 V —
I/O Voltage 3.3 V (5 V tolerant) —
Logic Family CMOS CMOS
Process Technology 0.22 µm SRAM 0.22 µm
Packhaging 356-LBGA (35x35 mm) 356-LBGA
Uri ng Pagpapasok Surface Mount Surface Mount
Temperature na Operasyon 0C to +70C (Commercial) 0 °C to 70 °C (Commercial)
Configuration Interface JTAG (IEEE 1149.1), Passive Serial, Passive Parallel —
Family — FLEX 10KE
Typical Gates — 130,000
Maximum System Gates — [DATA_NEEDED: maximum system gates for EPF10K130E]
Embedded Array Blocks (EABs) — [DATA_NEEDED: EAB count for EPF10K130E]
Total RAM Bits — 65,536
User I/O Pins — 274
Package Code — LBGA
Core Supply Voltage — 2.5 V
I/O Supply Voltage — 3.3 V
Speed Grade — -1
Maximum Internal Frequency — 333.33 MHz
JTAG Boundary-Scan — IEEE Std. 1149.1-1990 compliant
PCI Compliance — PCI Local Bus Specification Rev. 2.2 (33/66 MHz, 3.3 V and 5.0 V)
Tindminan RoHS — [DATA_NEEDED: RoHS compliance for EPF10K130EBC356-1N]

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita