EPM3128ATC144-10N vs EPM3128ATC144-5 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM3128ATC144-10N sa pamamagitan ng Intel at EPM3128ATC144-5 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM3128ATC144-10N EPM3128ATC144-5
Brand Intel Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Aktibo Obsolete
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Macro Cells 128 —
Usable Gates 2,500 (up to 10,000 for full family) —
Logic Array Blocks (LABs) 8 —
User I/Os 96 —
Propagation Delay (tPD) 10 ns (speed grade -10) 7.5 ns
Counter Frequency (fCNT) 98 MHz —
Supply Voltage (VCCINT/VCCIO) 3.3 V —
MultiVolt I/O Support 3.3 V / 2.5 V / 1.8 V —
Configuration Memory EEPROM (in-system programmable, non-volatile) —
Packhaging 144-pin TQFP TQFP-144 (Plastic, 1.0 mm pitch, 22x22 mm)
Uri ng Pagpapasok Surface Mount —
Temperature na Operasyon 0 °C to +70 °C (commercial) 0C to +70C (Commercial)
JTAG (IEEE 1149.1) Yes (BST + pin-locking) —
ISP (IEEE 1532) Yes —
Logic Family — CMOS
Number of Macrocells — 128
Number of Logic Array Blocks (LABs) — 8
Number of User I/Os — 96
Device System Gates — 2500
Product Terms per Macrocell — 32
Maximum Internal Frequency — 192.3 MHz
Number of Global Clocks — 2
Program Memory Type — EEPROM (non-volatile)
Supply Voltage (Core) — 3.3 V
Multi-Volt I/O Voltage — 2.5 V / 3.3 V / 5.0 V tolerant
In-System Programmability — Yes (IEEE Std. 1532 compliant)
JTAG / IEEE 1149.1 — Yes (boundary-scan + ISP)
Process Technology — 0.30 um CMOS EEPROM, 4 metal layers
Tindminan RoHS — Not Compliant (per Arrow distributor listing)
ECCN — EAR99
HTS Code — 8542.31.00.55

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita