EPM5032DC-2 vs EPM5016DC-15 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM5032DC-2 sa pamamagitan ng Altera at EPM5016DC-15 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM5032DC-2 EPM5016DC-15
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Product Type CPLD (Complex Programmable Logic Device) EPLD (Erasable Programmable Logic Device)
Series MAX 5000 —
Macrocells 32 16
Usable Gates (typical) 600 —
Logic Array Blocks (LABs) 4 2
Packhaging 20-pin CDIP (Ceramic DIP) Ceramic DIP-24 (windowed)
Speed Grade -2 (tPD ~25 ns, commercial) —
Configuration Memory EPROM (one-time programmable per generation; UV-erasable variants exist) Non-volatile UV-erasable EPROM
Supply Voltage (VCC) 5 V (single supply, +/-5%) 4.75 V to 5.25 V
Temperature na Operasyon 0C to +70C (commercial grade) 0 °C to 70 °C (commercial)
Programmable Pins / I/O 20 pins (JEDEC-standard 0.300" ceramic DIP) —
Programming Interface Altera ByteBlaster / parallel-port JTAG-style ISP —
Interconnect Programmable Interconnect Array (PIA) with deterministic timing —
Tindminan RoHS [DATA_NEEDED: RoHS compliance - CDIP package typically pre-RoHS] [DATA_NEEDED: RoHS status - pre-RoHS era part, likely non-compliant]
Uri ng Pagpapasok Through-Hole (DIP) Through-Hole
Level ng MSL Not applicable (through-hole hermetic ceramic) —
Device Family — MAX 5000
Dedicated Inputs — 4
User I/O Pins — 12
Pin-to-Pin Delay (tpd) — 15 ns
Maximum Frequency (fmax) — 71 MHz
Programming Voltage (VPP) — 12.75 V
Process Technology — CMOS EPROM
Lead Finish — [DATA_NEEDED: lead-free status]

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita