EPM5130WC-1 vs EPM5130WC-2 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM5130WC-1 sa pamamagitan ng Intel at EPM5130WC-2 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM5130WC-1 EPM5130WC-2
Brand Intel Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Series MAX 5000 —
Manufacturer Altera (now Intel) —
Device Type CPLD (Complex Programmable Logic Device) —
Macrocell Count 128 128
Logic Array Blocks Multiple LABs (per MAX 5000 architecture) —
Propagation Delay (tpd) 40 ns —
Maksimum na Taktiko ng Oras 50 MHz —
Erasure Method UV (ultraviolet, windowed package) —
Process Technology CMOS EPROM CMOS
User I/O Pins Up to 100 —
Package Type 100-pin Ceramic QFP (Windowed) 100-terminal Ceramic CQFP (R-CQFP-G100), windowed, gull-wing
Temperature na Operasyon [DATA_NEEDED: operating temperature range] 0 °C to 70 °C (Commercial)
Volte ng Pagbibigay [DATA_NEEDED: VCC nominal] —
Programmable Yes (UV-erasable, non-volatile) —
Logic Family MAX 5000 (Altera) —
Configuration Memory EPROM (on-chip) UV-erasable CMOS EEPROM cells
Uri ng Pagpapasok Surface Mount Surface Mount
Tindminan RoHS [DATA_NEEDED: RoHS compliance] [DATA_NEEDED: RoHS status]
Device Family — MAX 5000
Product Type — UV-Erasable PLD (CPLD)
Propagation Delay (tPD) — 45 ns
Supply Voltage (VCC) — 4.75 V to 5.25 V
Dedicated Inputs — 19
User I/O Lines — 48
Total Inputs (I/O + dedicated) — 68
Terminal Pitch — 0.650 mm
Speed Grade — -2 (45 ns)
Lead-Free — [DATA_NEEDED: lead-free status]
Logic Elements — AND/OR array with programmable macrocell register

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita