EPM7096QC100-10 vs EPM7096LC84-15 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM7096QC100-10 sa pamamagitan ng Altera at EPM7096LC84-15 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM7096QC100-10 EPM7096LC84-15
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Family MAX 7000 MAX 7000
Macrocells 96 —
Logic Array Blocks 4 —
User I/O Pins 76 68 (36 per LAB, [DATA_NEEDED: exact LAB-level split])
Propagation Delay (tPD) 10 ns —
Maximum Operating Frequency 100 MHz 76.9 MHz
Supply Voltage (VCC) 4.75 V to 5.25 V 4.75 V to 5.25 V
Technology EEPROM-based CMOS —
Programming Interface ByteBlaster / parallel (JTAG ISP on MAX 7000S variants) IEEE Std. 1149.1 JTAG
Boundary Scan IEEE Std. 1149.1 (JTAG) on MAX 7000S —
PCI Compliance Yes (PCI SIG Local Bus Specification Rev. 2.2 at -10 speed grade) —
Temperature na Operasyon 0 °C to +70 °C (commercial) 0C to +70C (commercial)
Packhaging 100-pin PQFP (R-PQFP-G100, 20×14 mm, 0.65 mm pitch) —
Uri ng Pagpapasok Surface Mount Surface Mount
Tindminan RoHS [DATA_NEEDED: RoHS compliance status] [DATA_NEEDED: RoHS compliance status]
Series — MAX 7000 (second-generation MAX architecture)
Macro Cells — 96
Logic Array Blocks (LABs) — 4
Usable Gates — 1,800
Pin-to-Pin Propagation Delay (tPD) — 15 ns
Programmable Type — EE PLD (in-system programmable via JTAG)
Packhaging / Kaso — 84-PLCC (J-Lead)
Supplier Device Package — 84-PLCC (29.31 x 29.31 mm)
Data Retention — [DATA_NEEDED: data retention years]
Erase/Program Endurance — [DATA_NEEDED: erase/program cycle count]

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita