EPM9560GC280-15 vs EPM9560ARI240-10 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM9560GC280-15 sa pamamagitan ng Altera at EPM9560ARI240-10 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM9560GC280-15 EPM9560ARI240-10
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Family MAX 9000 MAX 9000
Device Type EE PLD (CMOS EEPROM-based CPLD) CPLD (Complex Programmable Logic Device)
Macro Cells 560 560
Typical Gates 12,000 —
Maximum Operating Frequency 117.6 MHz —
Propagation Delay (tpd) 15 ns (speed grade -15) —
Propagation Delay (alternate datasheet figure) 16.6 ns —
Supply Voltage (VCCINT/VCCIO) 5.0 V —
Operating Temperature (Commercial) 0C to +70C —
Package Type CPGA-280 (Ceramic Pin Grid Array, 280 pins) —
Uri ng Pagpapasok Through-Hole Surface Mount
Programmability In-System Programmable (ISP) via JTAG IEEE 1149.1 —
Technology CMOS EEPROM, 0.5 um process (MAX third-gen) CMOS, EEPROM-based configuration
Architecture Multiple Array MatriX (MAX) —
Tindminan RoHS Non-compliant (ceramic CPGA, contains lead) [DATA_NEEDED: RoHS status]
Katayuan ng Lifecycle Obsolete (legacy Altera MAX 9000 family) —
Usable Gates — 12,000
User I/O Pins — 191
Packhaging — 240-pin RQFP (PowerQuad Flat Pack)
Pin-to-Pin Propagation Delay — 10 ns
Internal Frequency — 144.9 MHz
Volte ng Pagbibigay — 5.0 V
Hanay ng Temperature na Operasyon — -40 C to +85 C (industrial)
Configuration Memory — EEPROM (non-volatile, instant-on)
Logic Architecture — Multiple Array MatriX (MAX) with global interconnect array
Moisture Sensitivity Level — [DATA_NEEDED: MSL level]
Number of Terminals — 240
Terminal Form — Gull Wing

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita