Intel

EP20K600EBI652-2X - 600K Gate APEX 20KE FPGA 488 I/O BGA-652 | Intel

MPN: EP20K600EBI652-2X ✗ Cuối đời

1.8 V Vdss 652-ball BGA (45 x 45 mm, 1.27 mm pitch, thermally enhanced) Package 200 MHz Speed

Yêu cầu báo giá

MOQ: 1 |

Xem tài liệu kỹ thuật (PDF) Xem các bộ thay thế

Số lượng

EP20K600EBI652-2X Tóm tắt

The Intel (formerly Altera) EP20K600EBI652-2X is a high-density APEX 20KE family FPGA delivering 600,000 gates, 24,320 logic elements (cells), and 488 user I/Os in a thermally-enhanced 652-ball BGA package. Manufactured on a 0.18 µm all-layer copper CMOS process, it operates with a 1.8 V core supply and supports system clock rates up to 200 MHz. The device integrates MultiCore architecture combining LUT-based logic for data-path and DSP operations with product-term logic for glue and control functions, plus embedded system blocks (ESBs) that provide up to 311 Kbits of RAM with dual-port and FIFO support.

What is an APEX 20KE FPGA? APEX (Advanced Programmable Logic Element eXtended) is Altera's multi-core programmable logic architecture family launched in the late 1990s. The 20KE generation extends the original APEX 20K with enhanced memory, faster I/O, and improved interconnect for high-volume telecommunications, networking, and DSP designs. FPGAs (Field-Programmable Gate Arrays) sit hierarchically between ASICs and CPLDs: a configurable logic block array plus programmable interconnect and I/O cells, all SRAM- or fuse-based for re-programmability. APEX 20KE targets mid-to-high-density designs where LUT logic, product-term logic, and embedded memory must coexist on one die.

Key features of the EP20K600EBI652-2X include 24,320 logic elements, 488 maximum user I/Os, 311 Kbits of embedded RAM, four dedicated input pins and four PLL-based clock management blocks. The -2X speed grade places this part in the mid-speed tier for APEX 20KE, with propagation delays of 1.48 ns and a 200 MHz internal performance figure. The thermally enhanced 45 x 45 mm BGA package provides a low θJA for high-performance operation without external heatsinks.

On the architectural side, the device uses four-input LUTs for combinatorial logic, dedicated carry chains for arithmetic, distributed RAM within ESBs, and a hierarchical FastTrack interconnect that minimizes delay between adjacent logic blocks. The four PLLs (one per I/O bank) provide zero-delay buffering, frequency synthesis, and clock-skew management for high-speed synchronous designs. MultiVolt I/O supports interfacing to 1.5 V, 1.8 V, 2.5 V, and 3.3 V devices without external level shifters.

Typical applications include telecommunications line cards, ATM switch fabrics, DSLAMs, base-station signal processing, high-speed serial protocol bridging, and PCI/PCI-X bus controllers. The large gate count and embedded RAM also make this FPGA suitable for prototyping ASIC designs and for soft-processor SoC integration.

When designing with this device, observe that the -2X speed grade represents a mid-tier speed bin; the -3 grade is faster. Configuration can be done via serial or parallel EPROM, JTAG, or controller-based schemes. Power estimation should use the Quartus PowerPlay tool because APEX 20KE has no in-die power sensor.

Bộ thay thế dễ dàng lắp đặt cho EP20K600EBI652-2X — cùng gói, chân-to-chân tương thích. Các bộ phận yêu cầu hàn PCB bị loại trừ.

Các biến thể trong loạt này

Các mẫu cùng loạt có thể lắp đặt dễ dàng tương thích với EP20K600EBI652-2X (cùng hình factor và footprint) — khác nhau ở Package, Process Technology, Operating Temperature, Family, Speed Grade.

EP20K600CB652C7

Altera

Package: 652-ball BGA

Process Technology: 0.15 µm CMOS (all-layer copper interconnect)

Operating Temperature: Commercial (0C to +70C)