積體電路

子分類

📁 ADC/DAC 3,100+ 產品 📁 放大器 IC 1,900+ 產品 📁 音訊編解碼器 18 產品 📁 音訊 IC 2 產品 📁 時脈與計時 660+ 產品 📁 Comparator ICs 1 產品 📁 DSP 1,100+ 產品 📁 資料擷取 IC 2 產品 📁 數位電位器 4 產品 📁 顯示驅動器與控制器 1 產品 📁 FPGA 與 CPLD 7,300+ 產品 📁 介面 IC 3,300+ 產品 📁 LED 驅動器 1 產品 📁 邏輯 IC 460+ 產品 📁 記憶體 IC 870+ 產品 📁 微控制器 20,000+ 產品 📁 微處理器 4 產品 📁 馬達驅動器 1 產品 📁 其他 1 產品 📁 感測器與偵測器介面 1 產品 📁 特殊用途 IC 15 產品 📁 視訊 IC 14 產品

產品（39,000+)

ADC10D020CIVSE/NOPB - Dual 10-Bit 20MSPS ADC | Texas Instruments
ADC10D020CIVSE/NOPB

ADC10D020CIVSE/NOPB - Dual 10-Bit 20MSPS ADC | Texas Instruments

The Texas Instruments ADC10D020CIVSE/NOPB is a dual-channel, 10-bit resolution CMOS analog-to-digital converter that digitizes analog signals at sampling rates up to 30 MSPS (typical 20 MSPS operation) while drawing only 150 mW typical from a single 3.0 V supply. The device uses a unique two-step architecture to achieve 9.5 effective bits across the full Nyquist band, packaged in a 48-pin TQFP (7x7 mm) with industrial temperature grade of -40C to +85C. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous analog voltage waveforms and produces discrete digital codes proportional to the input amplitude. Within the data-converter hierarchy, the ADC10D020 belongs to the successive-approximation/pipeline sub-family of high-speed converters, while its two-step topology places it between pure SAR and full-pipeline architectures - giving high sampling speed at moderate power. It is intended as a dual-channel ADC for systems needing simultaneous acquisition of two correlated waveforms. Key features include internal sample-and-hold on each channel, internal reference capability with selectable gain (1x or 1.5x), offset correction, configurable straight binary or 2's complement output format, and multiplexed or parallel digital output. Separate analog and digital supply pins (1.5 V to 3.6 V digital I/O support) simplify interfacing to low-voltage FPGAs and DSPs. The combination of 20 MSPS throughput, 9.5 ENOB, and 150 mW typical power consumption targets power-sensitive multi-channel data-acquisition systems. The two-step architecture uses two flash converter stages with a residue amplifier, allowing the part to exceed the speed of conventional 10-bit SAR ADCs while consuming far less power than a full pipeline converter. The internal reference can be configured for either internal 1.0 V or external drive, giving designers flexibility in absolute input scaling. Both channels share the same clock and can operate either in parallel (simultaneous) or multiplexed (interleaved) mode over the digital bus. Typical applications include ultrasound imaging front-ends, portable test and measurement instrumentation, IF/baseband sampling in software-defined radios, CCD imaging digitizers, and multi-channel oscilloscope front-ends. The dual synchronized channels make it especially useful for I/Q demodulation and beamforming in array receivers where channel-to-channel matching is critical. When designing with this part, ensure the analog and digital grounds are tied at a single point near the converter and that the 3.0 V analog supply is well-decoupled with both 0.1 uF and 10 uF capacitors within 5 mm of the AVDD pin. Maintain PCB trace lengths less than 5 mm between the input signal and the input pins to preserve the 9.5 ENOB at the rated input bandwidth. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on the manufacturer datasheet alone - giving buyers and engineers a single reference for selecting, sourcing, and qualifying the ADC10D020CIVSE/NOPB.

詢價 聯絡我們
ADC10D020CIVSX - Dual 10-Bit 20 MSPS 150 mW ADC | Texas Instruments
ADC10D020CIVSX

ADC10D020CIVSX - Dual 10-Bit 20 MSPS 150 mW ADC | Texas Instruments

The Texas Instruments ADC10D020CIVSX is a dual low-power, high-performance CMOS analog-to-digital converter that digitizes two analog input channels to 10 bits resolution at sampling rates up to 30 MSPS while consuming a typical 150 mW from a single supply, housed in a 48-pin TQFP (7x7 mm) package. It supports input voltages from 0.0 V to 2.0 V with dual gain settings, multiplexed or parallel output modes, and selectable straight binary or 2's complement data formats. An analog-to-digital converter (ADC) is a semiconductor device that transforms continuous analog signals into discrete digital codes for processing by microcontrollers, DSPs, or FPGAs. Pipeline (two-step) ADCs such as the ADC10D020 family balance speed, power, and channel density, occupying a tier between successive-approximation (SAR) converters used for precision DC measurements and flash converters used for ultra-high-speed single-shot capture. In a typical signal chain the ADC sits between an analog front end (amplifier, anti-alias filter) and a digital processor, converting baseband or IF signals into binary words. The ADC10D020CIVSX integrates two sample-and-hold stages on-chip, eliminating the need for external track-and-hold circuits. It offers internal reference capability for reduced BOM cost, dual gain settings for input range flexibility, and on-chip offset correction to minimize DC errors. Straight binary and 2's complement output modes allow direct interfacing to both unsigned and signed digital signal chains. Power consumption scales with sampling rate, enabling battery-friendly operation in portable instrumentation. The 48-pin TQFP (7x7 mm) package supports industrial temperature operation from -40C to +85C and uses a Two-Step (pipelined) architecture to achieve 20 MSPS per channel without flash-level power. The device provides parallel LVCMOS-compatible outputs that interface directly to DSPs, FPGAs, and microcontrollers without external glue logic. The architecture supports simultaneous sampling of both channels through internal dual sample-and-hold blocks, preserving phase information for I/Q baseband or stereo applications. Typical applications include portable ultrasound imaging front ends, communications IF digitizers, CCD imagers and CMOS sensor digitizers, portable instrumentation, and video/digital still camera signal chains. The 10-bit resolution and 20 MSPS per-channel throughput make it well suited to baseband I/Q capture and intermediate-frequency sampling in software-defined radios where dual-channel phase coherence matters. When designing with the ADC10D020CIVSX, ensure the analog input drive network presents a low-impedance source to the input pins within the device's acquisition window, and that the reference decoupling network is placed within a few millimeters of the REF pins. A clean, low-noise analog supply separate from the digital supply is essential, with ferrite beads or pi filters recommended to prevent digital switching noise from coupling into the analog front end.

詢價 聯絡我們
ADC10D020CIVSX/NOPB - Dual 10-Bit 20MSPS 150mW ADC | Texas Instruments
ADC10D020CIVSX/NOPB

ADC10D020CIVSX/NOPB - Dual 10-Bit 20MSPS 150mW ADC | Texas Instruments

The Texas Instruments ADC10D020CIVSX/NOPB is a dual low-power, high-performance CMOS analog-to-digital converter that digitizes two analog input channels to 10-bit resolution at sampling rates up to 30 MSPS while consuming a typical 150 mW from a single 3.0V supply, housed in a 48-pin TQFP (7x7 mm) package. Each channel uses a two-step flash architecture to achieve the 10-bit output with low latency, and the device includes internal reference and sample-and-hold circuitry for simplified board design. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous-time analog voltages into discrete digital codes, enabling microcontrollers, FPGAs, or DSPs to process real-world signals such as audio, video, RF, and sensor outputs. Within the data-converter hierarchy, ADCs sit alongside DACs (digital-to-analog converters) as the primary bridge between analog physical domains and digital processing. The ADC10D020 belongs to the pipeline/two-step flash subfamily of ADCs, which trades slightly higher latency for lower power and smaller die area than full-flash designs. ADC -> data converter -> mixed-signal IC -> semiconductor. Key differentiating specifications include 10-bit resolution, dual-channel simultaneous sampling, 20 MSPS guaranteed / 30 MSPS typical maximum sample rate, 150 mW typical power dissipation from a single 3.0V analog supply, separate digital I/O supply rail (1.5V to 3.6V) for low-voltage FPGA/ASIC interfacing, internal top and bottom voltage references, and an industrial operating temperature range of -40C to +85C. The TQFP-48 surface-mount package provides a familiar 7x7 mm footprint with 0.5 mm pitch, easing PCB layout and inspection. The ADC10D020CIVSX/NOPB architecture combines a sample-and-hold input stage, a two-step internal ADC core, digital error correction, and an LVCMOS-compatible digital output bus. The two-step approach runs a coarse conversion first, then reconstructs the fine bits using an internal DAC and residual amplifier, balancing speed, power, and accuracy more favorably than full-flash implementations at 10-bit resolution. Typical applications include video digitizing and broadcast equipment, intermediate-frequency (IF) sampling in communications receivers, portable instrumentation, CCD imaging front-ends, and general-purpose multi-channel data acquisition boards. The dual-channel configuration is valuable where I/Q baseband or stereo capture is needed. When designing with this part, provide solid analog and digital supply decoupling near the pins, route analog inputs as differential pairs where possible, and keep the digital output traces short to minimize coupling back into the analog inputs. The /NOPB suffix confirms a lead-free, RoHS-compliant finish suitable for modern assembly processes. This page synthesizes distributor pricing, drop-in TQFP-48 alternatives, application-specific circuit guidance, and design notes that go beyond the manufacturer datasheet's typical-application schematics.

詢價 聯絡我們
ADC10D040CIVS - Dual 10-Bit 40 MSPS 267 mW ADC | Texas Instruments
ADC10D040CIVS

ADC10D040CIVS - Dual 10-Bit 40 MSPS 267 mW ADC | Texas Instruments

The Texas Instruments ADC10D040CIVS is a dual low-power, high-performance CMOS 10-bit analog-to-digital converter that digitizes two simultaneous input channels at sampling rates up to 45 MSPS from a single 3.3 V supply. Each channel uses a two-step flash architecture with on-chip reference voltage decoupling and internal sample-and-hold, delivering typical power consumption of 267 mW in a 48-pin TQFP (7x7 mm) package (also described as TFQFP-48). Industrial temperature grade is supported from -40C to +85C. What is an ADC (Analog-to-Digital Converter)? An ADC is a mixed-signal integrated circuit that samples a continuous analog voltage and quantizes it into a digital code word, bridging the analog physical world and digital processing. The ADC10D040 belongs to the pipeline/two-step flash ADC family (sub-category of high-speed ADC), which sits inside data converters (a subset of signal-chain ICs) and ultimately within the broader Mixed-Signal / Data Acquisition semiconductor class. Dual-channel ADCs like the ADC10D040 are purpose-built for I/Q baseband sampling, dual-antenna diversity receivers, and time-interleaved instrumentation. Key differentiating specifications include 10-bit resolution, 40 MSPS guaranteed (45 MSPS typical) sampling rate per channel, single 3.3 V analog supply plus a separate 1.5 V-3.6 V digital I/O supply, and LVCMOS/LVTTL-compatible outputs. Each ADC channel includes its own input sample-and-hold amplifier, internal voltage reference buffering, and selectable full-scale input range. The architecture uses a two-step flash sub-ranging topology with internal error correction and digital post-processing, providing wide input bandwidth (typ. 100 MHz) and low aperture jitter. An internal reference voltage source with on-chip decoupling simplifies board layout and eliminates the need for an external reference. Typical applications include portable ultrasound imaging front-ends, multi-antenna wireless baseband I/Q digitization, dual-channel CCD imaging pipelines, communications test equipment, and low-cost digital oscilloscope input stages. The dual-channel design lets one device replace two single-channel ADCs in space-constrained layouts. Design consideration: the separate digital output supply (OVDD, 1.5 V to 3.6 V) is independent of AVDD (3.0 V to 3.6 V), so the outputs can directly interface to 1.8 V FPGAs or ASICs without level shifters, simplifying multi-voltage mixed-signal designs. This page synthesizes distributor pricing, pin-compatible drop-in alternatives (including the RoHS-marked /NOPB variant), and practical design notes not combined in the manufacturer datasheet alone.

詢價 聯絡我們
ADC1112D125HN-C1 - Dual 11-bit 125Msps ADC, LVDS/CMOS | Renesas
ADC1112D125HN-C1

ADC1112D125HN-C1 - Dual 11-bit 125Msps ADC, LVDS/CMOS | Renesas

The Renesas Electronics ADC1112D125HN-C1 is a dual-channel 11-bit pipelined Analog-to-Digital Converter (ADC) optimized for high dynamic performance and low power consumption at sample rates up to 125 Msps. Housed in a 64-pin VFQFPN (9x9 mm, 0.85 mm height, SOT804-3 / VQFN-64) package, it is supplied from a single 3.3 V analog supply while supporting a separate 1.8 V to 3.3 V digital output supply for flexible host interfacing. What is a pipelined ADC? A pipelined Analog-to-Digital Converter is a high-speed successive-approximation architecture in which each stage resolves a few bits of resolution and passes a residual to the next stage, enabling conversion rates from tens to hundreds of Msps while keeping per-stage power dissipation low. Within the broader taxonomy, the ADC1112D125 sits at: ADC -> pipelined ADC -> high-speed data converter -> signal chain IC -> semiconductor. Dual-channel pipelined ADCs are the workhorse of wideband digital signal acquisition, sitting between the analog front-end and an FPGA, ASIC, or DSP. Key features include 11-bit resolution, two simultaneously-sampling input channels, user-selectable CMOS or LVDS Double Data Rate (DDR) digital outputs, and pipelined architecture with output error correction that guarantees zero missing codes across the full operating range. The device delivers high spurious-free dynamic range (SFDR) and signal-to-noise ratio (SNR) typical of the IDT/Renesas ADC11xx family, making it well-suited for direct IF sampling and time-interleaved system architectures. Typical applications include communications receivers (multi-carrier GSM/UMTS/LTE base stations), test and measurement instrumentation, radar signal processing, medical imaging front-ends, and high-speed data acquisition systems. The dual-channel topology allows time-interleaved operation to reach 250 Msps aggregate sampling on a single PCB footprint. When designing with this part, pay attention to the input common-mode and differential full-scale range defined in the datasheet, and ensure the LVDS or CMOS mode is configured correctly via the mode-select pins. A low-jitter clock source is critical at 125 Msps - clock jitter above 1 ps rms directly degrades SNR. This page synthesizes distributor pricing, verified drop-in alternatives from the Renesas ADC1112D125 family, and practical design notes not found in the manufacturer datasheet alone.

詢價 聯絡我們
ADC1112D125HN-C18 - Dual 11-bit 125MSPS ADC, LVDS/CMOS | Renesas
ADC1112D125HN-C18

ADC1112D125HN-C18 - Dual 11-bit 125MSPS ADC, LVDS/CMOS | Renesas

The Renesas ADC1112D125HN-C18 is a dual-channel 11-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performance and low power consumption at sample rates up to 125 Msps. Supplied from a single 3 V source, it accepts analog input signals while providing a separate digital output supply that supports CMOS logic levels from 1.8 V to 3.3 V and Low Voltage Differential Signaling (LVDS) Double Data Rate (DDR) outputs. The part is offered in a 64-pin HVQFN package (C18 suffix indicating a specific reel orientation). An ADC (Analog-to-Digital Converter) is a data-conversion integrated circuit that samples continuous analog signals and translates them into discrete digital codes for downstream digital signal processing. In the broader semiconductor taxonomy, an ADC belongs to the data-converter IC family, which sits within mixed-signal ICs, which in turn belong to the integrated circuits (semiconductors) category that also includes DACs, amplifiers, and interface ICs. The ADC1112D125 family specifically targets high-IF undersampling, baseband sampling, and multi-channel receiver architectures where dual ADCs share a clock and reference. Key specifications include 11-bit resolution across two simultaneously sampling channels, 125 Msps maximum sample rate, dual CMOS or LVDS DDR output interface, internal programmable reference (1 dB steps from 0 dB to 6 dB), SPI control for mode configuration, and a per-channel independent power-down capability. The separate digital I/O supply rail (OVDD) lets the part drive 1.8 V FPGAs directly without level shifters, reducing BOM and board area in modern SoC designs. Architecturally, the ADC1112D125 uses a pipelined multi-stage switched-capacitor core combined with on-chip reference buffering, calibrated offset and gain correction, and output error-correction logic. A programmable full-scale range (FSR) via INTREF[2:0] in 1 dB steps allows trade-off between SNR and input drive level. The LVDS DDR mode outputs data on both clock edges and supports a 7-bit DDR LVDS bus per channel, easing routing into FPGA/ASIC deserialization FIFOs. Typical applications include multi-carrier LTE/3G base-station receivers, medical imaging and ultrasound front-ends, portable instrumentation, low-cost digital oscilloscopes, and dual-antenna diversity radar digitizers. Designers benefit from matched-channel sampling when calibrating I/Q imbalance in direct-conversion radios. When designing with this device, place the analog input RC network close to each input pin, route AVDD and OVDD independently with ferrite-bead isolation, and provide solid ground planes under the exposed thermal pad. The SPI port must be pulled high during normal operation in hardware-mode defaults. Compared with discrete ADC + FPGA receiver designs, the ADC1112D125 saves board area, lowers power, and reduces FPGA pin count on the data bus.

詢價 聯絡我們
ADC1113D125HN-C1 - Dual 11-bit 125 Msps ADC, JESD204A | Renesas
ADC1113D125HN-C1

ADC1113D125HN-C1 - Dual 11-bit 125 Msps ADC, JESD204A | Renesas

The Renesas ADC1113D125HN-C1 is a dual-channel 11-bit pipelined Analog-to-Digital Converter (ADC) optimized for high dynamic performance and low power at a sample rate of 125 Msps, housed in a 56-lead VFQFN exposed-pad package (also known as 56-HVQFN, 9 mm x 9 mm, 0.85 mm height per SOT804-3 outline). Each channel integrates a high-bandwidth track-and-hold and is capable of digitizing two independent analog inputs simultaneously, making the part a true dual-stream data converter. An Analog-to-Digital Converter (ADC) is a mixed-signal integrated circuit that samples continuous-time analog voltages and converts them into discrete digital codes that a processor, FPGA, or ASIC can interpret. Within the converter hierarchy, the ADC1113D125 belongs to the pipelined-architecture sub-family, which sits between flash converters (fastest, lowest resolution) and successive-approximation (SAR) converters (highest resolution, slower). Pipelined ADCs use a multi-stage switched-capacitor architecture that interleaves sampling and quantization stages, allowing tens-to-hundreds of megasamples per second with 8-16 bits of resolution; this part specifically delivers 11-bit resolution at 125 Msps per channel, well suited for communications digitizers where both speed and dynamic range matter. Key differentiating features are the serial JESD204A high-speed digital interface (reducing board-routing congestion by replacing parallel LVDS with one or two serialized lanes), the choice of CMOS or LVDS DDR output formats, ultra-low power consumption versus older pipelined architectures (per the IDT/Renesas datasheet DS_800_ADC1113D125), per-channel input bandwidth supporting wideband IF sampling, and tight INL/DNL guaranteeing spectral purity. Differential analog inputs ease common-mode noise rejection in noisy backplane or RF-front-end environments. Technologically the device relies on a multi-bit per-stage pipelined switched-capacitor core with on-chip calibration of pipeline gain and offset errors that runs transparently at power-up. This reduces linearity drift over temperature and time, while keeping the analog front-end simple to drive - external transformer or fully-differential amplifier coupling is straightforward. Typical applications include multi-mode software-defined radio (SDR) receivers and digital pre-distortion (DPD) observation paths in LTE/4G and emerging 5G base-station transmit chains, multi-channel test-and-measurement digitizers, medical imaging front ends such as ultrasound beamformers, and radar baseband capture cards. The dual-channel layout also targets diversity receivers and MIMO-capable platforms. When designing with this part, pay close attention to the LVDS-LVCMOS mode-select setting and to the JESD204A link configuration (number of lanes, frames per multiframe, K characters) - both must be programmed via the SPI port at startup. Decoupling the internal 1.2 V low-dropout regulator and keeping the exposed pad soldered to a continuous ground plane are equally important for thermal and noise performance at full 125 Msps. This page consolidates distributor pricing, drop-in alternatives and pin-compatible reference data - synthesis that goes beyond what is shown on a single manufacturer product page.

詢價 聯絡我們
ADC1113D125HN-C18 - Dual 11-bit 125MSPS JESD204A ADC | Renesas
ADC1113D125HN-C18

ADC1113D125HN-C18 - Dual 11-bit 125MSPS JESD204A ADC | Renesas

The Renesas ADC1113D125HN-C18 is a dual-channel 11-bit pipelined Analog-to-Digital Converter (ADC) optimized for high dynamic performance and low power at a sample rate of 125 MSPS. The device integrates two serial outputs compliant with the JESD204A standard and is supplied from a 3 V analog rail and a 1.8 V output driver rail, all packaged in a 56-lead VFQFN exposed-pad (HVQFN) package. The integrated SPI (Serial Peripheral Interface) allows the user to easily configure the ADC for diverse multi-channel sampling applications. A pipelined ADC is a high-speed analog-to-digital converter architecture that uses a cascade of low-resolution stages to digitize an analog signal at hundreds of millions of samples per second. Pipelined ADCs occupy the middle ground between successive-approximation register (SAR) ADCs (which prioritize DC accuracy at low speed) and flash ADCs (which provide single-cycle conversion but consume large die area). They are widely used in communications infrastructure, radar digitizers, and high-speed instrumentation where dynamic range and sample rate must be balanced against power dissipation. Key features of the ADC1113D125HN-C18 include dual 11-bit resolution, 125 MSPS maximum conversion rate, JESD204A serial interface for reduced board routing, integrated SPI for register programming, and a 56-lead HVQFN package with exposed thermal pad. The split analog/digital supply architecture (3 V/1.8 V) lets system designers power the analog front-end cleanly while mating the digital output stage to lower-voltage FPGA transceivers without level shifters. An internal reference and input buffer simplify the external bill of materials. Typical applications include multi-channel wireless base-station receivers, software-defined radio front-ends, medical imaging digitizers, radar signal conditioning, and high-speed data acquisition cards. The 125 MSPS sample rate pairs naturally with the JESD204A link bandwidth, and the dual-channel design allows I/Q sampling of intermediate-frequency signals directly at the antenna interface. When designing with this part, route the analog and digital supplies separately and decouple each pin with a 100 nF ceramic capacitor. Place the decoupling capacitors as close as possible to the supply pins and stitch the exposed thermal pad to a continuous ground pour to achieve the rated thermal performance and reduce digital switching noise coupling into the analog inputs. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on any single manufacturer or distributor page, giving engineers an information-gain advantage when sourcing the ADC1113D125HN-C18.

詢價 聯絡我們
ADC1113S125HN-C18 - 11-bit 125MSPS Single JESD204A ADC | Renesas
ADC1113S125HN-C18

ADC1113S125HN-C18 - 11-bit 125MSPS Single JESD204A ADC | Renesas

The Renesas ADC1113S125HN-C18 is a single-channel, 11-bit analog-to-digital converter sampling at 125 MSPS with a serial JESD204A high-speed output interface, packaged in a 56-pin HVQFN (7 mm x 7 mm) with an exposed thermal pad. It combines 11-bit resolution with low-latency pipelined architecture suitable for high-density multi-channel system designs. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts continuous analog input signals into discrete digital codes at a specified sample rate. Pipelined ADCs use a multi-stage switched-capacitor architecture that enables high conversion rates (>100 MSPS) with moderate resolution (8-14 bits) and small die area. The ADC1113S125 sits in the broader hierarchy of data-conversion IC -> data acquisition -> mixed-signal IC -> semiconductor. The ADC1113S125 is the entry-point 11-bit member of the ADC111xS125 family (also offered in 10-bit and 12-bit variants) targeting communications infrastructure, ultrasound imaging, and wideband radar receivers. Key features include 125 MSPS maximum sample rate, 11-bit resolution, JESD204A serial data interface (subclass 0/1) for simplified board routing, an LVDS-compatible output buffer, internal reference voltage, and SPI-compatible configuration port. The HVQFN-56 exposed-pad package provides low thermal resistance (~30 C/W) for continuous full-speed operation. Differential analog inputs support input bandwidths above 500 MHz, enabling undersampling of IF signals in transceiver chains. The device architecture uses a differential sample-and-hold front-end followed by a multi-bit pipelined quantizer, eliminating the need for an external track-and-hold amplifier. Digital post-processing blocks include digital gain, offset correction, and built-in self-test (BIST) patterns to support in-system production test. Typical applications include multi-channel LTE/4G base-station receivers, medical ultrasound beamforming front-ends, broadband radar and SIGINT receivers, and high-density instrumentation digitizers. The JESD204A interface consolidates multi-channel synchronization by embedding the frame clock into the data stream, replacing legacy LVDS parallel buses and reducing pin count. When designing with this device, follow JESD204A lane-rate planning carefully - 125 MSPS x 11 bits per sample requires lane configuration and PCB layout optimized for 100 ohm differential impedance. Use AC-coupling capacitors on each JESD lane output and provide a clean, low-noise analog supply rail. The exposed pad must be soldered to a continuous ground plane for thermal and electrical grounding; insufficient soldering of the e-pad will degrade thermal performance and may introduce digital switching noise into the analog front end. This page synthesizes verified distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

詢價 聯絡我們
ADC1175-50CIJM - 8-Bit, 50MSPS, 125mW ADC 24-SOIC | Texas Instruments
ADC1175-50CIJM

ADC1175-50CIJM - 8-Bit, 50MSPS, 125mW ADC 24-SOIC | Texas Instruments

The Texas Instruments ADC1175-50CIJM is an 8-bit, 50 MSPS analog-to-digital converter that consumes only 125 mW (typical) of power, housed in a 24-pin SOIC package. It digitizes analog signals to 8 bits while delivering 6.8 Effective Bits at 25 MHz input frequency and 50 MHz clock, with a conversion time of 0.02 microseconds. Operating from a 5 V analog and 5 V digital supply, the device supports both external and internal voltage references with the top and bottom of the reference ladder brought out for flexible input scaling. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous analog voltages and converts them into discrete digital codes, enabling microprocessors, DSPs, and FPGAs to process real-world signals. ADC1175-50CIJM sits in the high-speed video/imaging ADC hierarchy (pipeline > two-step > flash-assisted architecture), belongs to TI's broad ADC portfolio, and serves as a 'glue' between an analog front end and a digital signal processor in compact systems. Key differentiating specifications include the unique two-step architecture that achieves a 6.8 Effective Number of Bits (ENOB) at Nyquist, low 7 pF input capacitance that simplifies front-end driver design versus conventional flash converters, and a power-down mode that reduces consumption below 5 mW between samples. The parallel data interface supports single-channel, single-rank conversion at 50M samples per second, making it especially attractive for portable imaging, video digitizers, and low-power instrumentation. The architecture uses an internal sample-and-hold stage followed by a two-step coarse/fine quantizer, achieving a useful dynamic range at substantially lower power and cost than full-flash implementations. Internally the device provides a stable reference ladder with selectable top/bottom taps, allowing the user to optimize the input range against the analog signal swing without external resistor dividers. Designers should pay particular attention to the analog and digital supply decoupling network; the data sheet recommends placing 0.1 uF ceramic capacitors as close as possible to each AVDD/DVDD pin and providing a small ferrite bead between the analog and digital rails to minimize clock-feedthrough noise. Power-supply bypass on the reference ladder pin is equally critical because reference noise directly translates into conversion noise. Typical applications include NTSC/PAL video digitizers, portable imaging front ends, low-cost digital oscilloscopes, IF/baseband digitizing for software-defined radio, and high-speed data acquisition cards for industrial control. Designers select this part when they need the absolute lowest power dissipation for an 8-bit, 50 MSPS ADC in a small surface-mount footprint, or when 6.8 ENOB at Nyquist is sufficient for downstream processing. When designing in this part, evaluate analog input bandwidth against the 7 pF input capacitance - source impedance must remain below the data sheet limit or harmonic distortion rises sharply at high input frequencies. Layout note: keep the analog input trace short and routed over a continuous ground plane; the 24-SOIC exposed-pad variant (CIJMX suffix in WQFN) further reduces thermal resistance and should be chosen if continuous 50 MSPS operation is required in enclosed enclosures. This page synthesizes distributor pricing, drop-in alternatives, and practical PCB/decoupling design notes drawn from TI's datasheet and authorized distributor listings - information complementing (not duplicating) the manufacturer datasheet for engineers evaluating ADC1175-50CIJM for new designs and second-source qualification.

詢價 聯絡我們
ADC1175-50CIMT/NOPB - 8-Bit 50 MSPS Low-Power ADC | Texas Instruments
ADC1175-50CIMT/NOPB

ADC1175-50CIMT/NOPB - 8-Bit 50 MSPS Low-Power ADC | Texas Instruments

The Texas Instruments ADC1175-50CIMT/NOPB is a low-power 8-bit, 50 MSPS analog-to-digital converter that delivers 6.8 Effective Bits at 25 MHz input while consuming only 125 mW (typical), housed in a 24-pin TSSOP package. It uses a unique two-step architecture that achieves 6.8 ENOB at Nyquist input, balancing speed, power, and integration in a single-chip CMOS design. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous analog voltage levels into discrete digital codes, enabling microcontrollers, DSPs, and FPGAs to process real-world signals. Within the converter hierarchy, the ADC1175-50 belongs to the flash-assisted / two-step sub-family of successive-approximation hybrids, positioned between low-speed SAR ADCs and high-power full-flash ADCs. As a data-converter IC it sits in the broader signal-chain product tree alongside op-amps, references, and analog front ends. Key features include 50 MSPS sampling rate, 8-bit resolution, single 5V analog supply operation, and a parallel CMOS-compatible digital output bus. The two-step architecture minimizes comparator count versus a full-flash design, which reduces die area and lowers input capacitance to about 12 pF. Power-down mode drops consumption to roughly 2 mW, and an internal reference circuit simplifies board design. The 24-TSSOP footprint (0.173 inch / 4.40 mm body width) makes it compatible with standard SMT assembly lines. Typical applications include video digitizing, set-top box and digital TV IF sampling, CCD imaging, portable instrumentation, and IF downconversion in communication receivers. The wide dynamic range and low 125 mW dissipation also suit battery-powered handheld test gear where thermal budget is constrained. When designing with this part, place the AVCC decoupling capacitors as close as possible to the supply pins and route the analog inputs as 50-ohm controlled-impedance traces; the ENOB figure of 6.8 at Nyquist is the most useful metric for judging whether the ADC1175-50 will meet the system's signal-to-noise budget. This page synthesizes distributor pricing, drop-in cross-brand alternatives, parametric comparisons, and PCB-level design notes that go beyond the manufacturer datasheet, helping engineers shorten selection and bring-up time for 8-bit, 50 MSPS data-acquisition designs.

詢價 聯絡我們
ADC1175-50CIMTX - 8-Bit 50 MSPS 125mW ADC | Texas Instruments
ADC1175-50CIMTX

ADC1175-50CIMTX - 8-Bit 50 MSPS 125mW ADC | Texas Instruments

The Texas Instruments ADC1175-50CIMTX is a low-power 8-bit analog-to-digital converter that digitizes analog signals at sample rates up to 50 MSPS while consuming just 125 mW (typical). It uses a unique two-step architecture that achieves 6.8 Effective Bits at a 25 MHz analog input frequency and 50 MHz clock, packaged in a 24-pin TSSOP (PW) surface-mount package with extended commercial operating temperature range of -20C to +75C. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous-time, continuous-amplitude analog voltages into discrete digital codes. ADCs sit at the boundary between the analog front-end and the digital processing chain, occupying a critical position in the signal-path hierarchy of sensor, instrumentation, communications, and imaging systems. As a flash-derived two-step (subranging) architecture, the ADC1175-50 offers lower power and lower die cost than full-flash designs while still supporting 50 MSPS conversion, making it a typical mid-speed video/IF digitizer solution. Key features of the ADC1175-50CIMTX include 50 MSPS maximum sample rate, 8-bit resolution, 6.8 ENOB at 25 MHz input, 125 mW typical power dissipation from a single 5 V analog supply plus 3.3 V or 5 V digital supply, on-chip input clamp, and internal reference. The two-step architecture achieves a 6.8 Effective Bit figure at Nyquist input, supporting video bandwidth and intermediate-frequency digitization in communications receivers. The 24-pin TSSOP package uses standard 0.65 mm lead pitch, simplifying PCB layout with conventional 4-layer FR-4 stack-ups. The ADC1175-50CIMTX digitizes analog baseband or IF signals in video capture cards, set-top boxes, digital still cameras, and intermediate-frequency processing for digital communications. Designers select this part when system cost, power budget, and 8-bit resolution are sufficient for the application, but higher-resolution 10/12/14-bit SAR or pipeline ADCs would be over-specified. The 5 V single-ended analog input simplifies front-end anti-alias filtering, and the LVTTL/CMOS-compatible digital outputs interface directly with ASICs, FPGAs, or microcontrollers without level shifters. A primary design consideration is the relationship between analog input bandwidth and clock frequency. To satisfy Nyquist, the analog input must be band-limited below 25 MHz when clocking at 50 MSPS. Decoupling requires 0.1 uF ceramic capacitors placed within 5 mm of the AVDD and DVDD pins, and the exposed thermal pad (when present) should be soldered to a ground pour to reduce junction temperature and ground bounce. Designers should also verify the ADC1175-50CIMTX/NOPB variant is used when RoHS compliance is required for end-markets. This page consolidates distributor stock, verified drop-in alternatives in the same 24-pin TSSOP footprint, and practical design guidance synthesized from the manufacturer datasheet and application notes - offering a level of cross-reference and engineering context that individual distributor listings do not.

詢價 聯絡我們
ADC1175CIJM - 8-Bit 20MSPS ADC, +5V, 24-SOIC | Texas Instruments
ADC1175CIJM

ADC1175CIJM - 8-Bit 20MSPS ADC, +5V, 24-SOIC | Texas Instruments

The Texas Instruments ADC1175CIJM is an 8-bit, 20 MSPS analog-to-digital converter that digitizes analog signals to 8-bit resolution while consuming only 60 mW (typical) of power, housed in a 24-pin SOIC (W) package. The device operates from a single +5V supply and features a unique two-step (sub-ranging) architecture with internal reference, making it suitable for cost-sensitive video and imaging applications. The 24-SOIC (0.209, 5.30 mm width) package is supplied in tube packaging at commercial-extended temperature grade. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts continuous-time, continuous-amplitude analog signals into discrete-time, discrete-amplitude digital codes. The 8-bit family is the entry point of ADC resolution and remains prevalent in legacy video digitizers, IF/baseband digitizers for communications, digital still-camera preview pipelines, and low-cost oscilloscopes. Higher-level hierarchy: ADC -> data converter -> mixed-signal IC -> semiconductor. Two-step flash ADCs subdivide the conversion into coarse and fine passes; they trade slightly higher latency against power, area, and input-capacitance savings compared with full-flash designs at the same resolution. Key features include one single-ended input channel, parallel CMOS-compatible digital outputs, a track-and-hold front-end, an internal reference ladder accessible at the top and bottom for external bypass, and short-circuit-proof outputs. The converter is latch-up resistant and offers TTL/CMOS-logic-compatible input clocks. Sampling rate per second is 20 MSPS, and operating temperature range is -20C to +75C, qualifying the part for commercial-extended industrial environments. The ADC1175 uses a two-step sub-ranging architecture with on-chip sample-and-hold to minimize analog input capacitance and ease the driver amplifier requirement. Internal bandgap-derived reference and trimmed ladder networks deliver specified DC linearity without external precision components. The short-circuit-proof CMOS outputs can directly drive bus lines or back-end ASICs without external buffers in most cases. Typical applications include composite video digitizers, digital cameras, video capture cards, camcorders, handheld imaging devices, IF signal digitization in communications receivers, and portable test instrumentation. The single +5V supply and low 60 mW dissipation are well matched to portable imaging and battery-powered equipment. Designers should keep analog and digital grounds referenced to a single low-impedance star ground, place the input anti-alias RC close to the analog input pin, and provide adequate decoupling (0.1 uF + 10 uF) on AVDD to suppress reference ladder switching noise. Unique value: this page consolidates a regional trade price ladder, lifecycle context, pin-for-pin alternative guides, and design notes not packaged together in the original ADC1175 datasheet.

詢價 聯絡我們
ADC1175CIJMX - 8-Bit 20 MSPS 60 mW ADC | Texas Instruments
ADC1175CIJMX

ADC1175CIJMX - 8-Bit 20 MSPS 60 mW ADC | Texas Instruments

The Texas Instruments ADC1175CIJMX is an 8-bit, 20 MSPS, low-power analog-to-digital converter housed in a 24-pin SOIC (0.209 inch, 5.30 mm width) package with tape and reel packaging. It draws approximately 60 mW of supply power (typical) from a single +5 V supply, and uses a two-step flash architecture to digitize analog signals at 20 MHz while consuming only a fraction of the power of a full flash converter. An ADC (analog-to-digital converter) is an integrated circuit that converts continuous analog voltage signals into discrete digital codes for processing by microcontrollers, DSPs, FPGAs, or ASICs. 8-bit pipeline/two-step flash ADCs like the ADC1175 occupy the entry-level position in the data converter hierarchy, trading resolution for raw conversion speed. They sit between successive-approximation-register (SAR) ADCs (lower speed, higher accuracy) and full flash ADCs (highest speed, highest power). Within TI's converter portfolio, the ADC1175 belongs to the video/imaging data-converter family. Key features include 8-bit resolution, 20 MSPS guaranteed conversion rate (with an ADC1175-50 variant reaching 50 MSPS at 125 mW), single +5 V supply operation, an internal reference ladder with top and bottom tap outputs, short-circuit-proof digital outputs, and latch-up resistant construction. The two-step architecture achieves approximately 6.8 effective bits at high input frequencies and offers pin compatibility across the speed grades. According to the TI datasheet for the ADC1175 family, the device is engineered for video, imaging, and communications applications in both line-powered and portable equipment. The digital interface is a parallel CMOS bus, simplifying connection to FPGA/CPLD or microcontroller parallel ports. The device includes a single-ended analog input that can be AC or DC coupled. The internal reference ladder provides 256 quantization levels, one for each 8-bit code, and the top and bottom reference pins are exposed to allow external reference bypass or ratiometric operation. Typical applications include digital video, set-top box, CCD imaging digitizers, portable oscilloscopes, ultrasound front-ends, and IF/baseband communications sampling. Designers select the ADC1175-20 (60 mW) for power-sensitive portable systems and the ADC1175-50 (125 mW) when 50 MSPS conversion speed is required. When designing with the ADC1175CIJMX, ensure that the analog input bandwidth is respected by placing appropriate anti-alias filters and that the +5 V supply is well bypassed with both a 0.1 uF and a 10 uF capacitor near the supply pin. Trade-offs versus full-flash ADCs include lower power but lower input bandwidth and reduced effective number of bits at Nyquist. This page synthesizes distributor pricing, drop-in alternatives sourced from the same SOIC-24 footprint, and practical design notes that are not present on a single manufacturer datasheet page.

詢價 聯絡我們
ADC1175CIMTCX - 8-Bit 20MSPS ADC, 24-TSSOP | Texas Instruments
ADC1175CIMTCX

ADC1175CIMTCX - 8-Bit 20MSPS ADC, 24-TSSOP | Texas Instruments

The Texas Instruments ADC1175CIMTCX is an 8-bit, 20 MSPS analog-to-digital converter (ADC) that digitizes analog signals while consuming only 60 mW (typical) from a single +5V supply. Housed in a 24-pin TSSOP surface-mount package, the device employs a unique two-step architecture that achieves 7.5 Effective Bits at full Nyquist bandwidth, with straight binary output coding. An ADC (analog-to-digital converter) is a semiconductor device that converts continuous-time, continuous-amplitude analog signals into discrete digital codes for processing by microcontrollers, DSPs, or FPGAs. Within the converter hierarchy, the ADC1175 belongs to the successive-approximation and flash hybrid (two-step) subfamily, positioned between low-speed SAR ADCs (kSPS range) and high-speed flash ADCs (hundreds of MSPS). It is part of TI's broader data-converter portfolio under the Linear / Mixed-Signal IC category, frequently co-designed with operational amplifiers, voltage references, and clock generators in mixed-signal systems. Key features include a single +5V analog supply, CMOS-compatible digital outputs that can be placed into a high-impedance state via an OE pin, an internal reference ladder, and an integral Track-and-Hold (T/H) front end that eliminates the need for external sample-and-hold circuitry. The two-step architecture avoids the comparator-count explosion of pure flash converters while preserving throughput, enabling 20 MHz conversion at modest power and cost. Typical applications include digital still cameras, CCD imaging front-ends, video digitizers, set-top box component inputs, portable instrumentation, and intermediate-frequency (IF) sampling in communication receivers. The 60 mW typical power dissipation also makes the device attractive for low-power imaging pipelines where battery life matters. When designing with the ADC1175CIMTCX, ensure the analog input is AC- or DC-coupled through a low-impedance driver, and place a 0.1 uF decoupling capacitor close to each supply pin. The OE pin allows the digital bus to be shared with another ADC in multi-channel systems.

詢價 聯絡我們
ADC11C125CISQ - 11-Bit 125MSPS 1.1GHz BW ADC | Texas Instruments
ADC11C125CISQ

ADC11C125CISQ - 11-Bit 125MSPS 1.1GHz BW ADC | Texas Instruments

The Texas Instruments ADC11C125CISQ is an 11-bit, 125 MSPS, 1.1 GHz input bandwidth pipelined Analog-to-Digital Converter (ADC) with CMOS outputs, housed in a 48-pin WQFN (7x7) package with exposed thermal pad. It features a single analog input channel and operates over an industrial temperature range of -40C to +85C, making it suitable for high-speed digitisation in communications, imaging, and instrumentation systems. An ADC (Analog-to-Digital Converter) is a semiconductor device that converts continuous analog signals into discrete digital codes, enabling microprocessors, FPGAs, or DSPs to process real-world waveforms. Pipelined ADCs like the ADC11C125 use a multi-stage architecture with low-bit-per-stage sub-ADCs and DAC-based residue generation, achieving excellent balance between sampling rate, resolution, and power consumption. ADC11C125 sits within the broader hierarchy of data-converter ICs, alongside flash, SAR, and sigma-delta converters, and forms a core building block of mixed-signal and power-management system design. Key features include 125 MSPS sampling rate, 1.1 GHz analog input bandwidth (supporting IF undersampling), CMOS-compatible digital outputs, and an internal reference. The pipelined core delivers low latency, single-clock-cycle conversion latency, and excellent dynamic linearity for the 11-bit class. The wide input bandwidth allows direct sampling of IF frequencies beyond the Nyquist limit, a critical capability for radar, software-defined radio, and digital-IF receivers. The ADC11C125 employs a multi-stage switched-capacitor pipeline architecture with proprietary calibration trim, achieving 1.1 GHz full-power input bandwidth driven by a proprietary on-chip track-and-hold front end. The CMOS output bus reduces system-level power and allows direct connection to FPGAs and ASICs without external level translation. Typical applications include digital oscilloscopes, IF-sampling software-defined radio, medical imaging, set-top box and cable modem receivers, and general-purpose high-speed data acquisition. In each of these, the wide 1.1 GHz analogue bandwidth and 125 MSPS throughput enable bandwidth headroom for undersampling or direct RF conversion, reducing analog mixing stages downstream. When laying out the ADC11C125 on a PCB, engineers must follow TI's decoupling and grounding guidelines and provide solid ground planes beneath the WQFN's exposed pad for thermal dissipation and low-noise operation. This page synthesises distributor pricing, datasheet-paired pin-compatible alternatives (ADC12C170, ADC14155), and practical design notes that are not available on any single manufacturer or distributor page.

詢價 聯絡我們
ADC11C170CISQ/NOPB - 11-Bit 170 MSPS 1.1GHz BW ADC | TI
ADC11C170CISQ/NOPB

ADC11C170CISQ/NOPB - 11-Bit 170 MSPS 1.1GHz BW ADC | TI

The Texas Instruments ADC11C170CISQ/NOPB is an 11-bit, 170 MSPS, 1.1 GHz bandwidth analog-to-digital converter with CMOS outputs, offered in a 48-pin WQFN (7x7 mm) package with exposed thermal pad. It is a single-channel pipelined ADC optimized for high intermediate-frequency sampling in communications, test and measurement, and imaging systems. Per the TI datasheet it delivers 170 MSPS conversion rate, 1.1 GHz analog input bandwidth, and CMOS-compatible digital outputs. An ADC (analog-to-digital converter) is a semiconductor device that converts continuous analog signals into discrete digital words, and a pipelined ADC is a high-speed architecture that processes samples through cascaded low-resolution stages to achieve high sample rates while maintaining moderate resolution. The ADC11C170 sits within the broader hierarchy: ADC -> data converter -> signal-chain IC -> mixed-signal semiconductor. This pipelined subfamily is favored in applications where conversion rate matters more than absolute resolution, such as digital oscilloscopes, software-defined radio, and IF sampling in wireless receivers. Key features include 11-bit resolution, 170 MSPS sampling rate, 1.1 GHz analog input bandwidth suitable for undersampling of IF signals, single 1.8 V supply operation for the analog domain, CMOS digital outputs operating at 1.8 V (with optional level-shift via external PLD as shown in the TI evaluation kit), and an industrial -40C to +85C operating temperature range. The 48-WQFN package with exposed pad provides low thermal resistance for dissipating the typical power consumption at 170 MSPS operation. The pipelined architecture performs bit-decision and residue amplification across multiple clocked stages, achieving one conversion per clock cycle after pipeline latency. Internal reference and sample-and-hold circuits are integrated. CMOS outputs simplify interface to FPGAs and ASICs without requiring level translation in 1.8 V systems. Typical applications include high-IF undersampling in software-defined radio, IF digitizing in cable infrastructure, set-top box and digital-pre-vision receivers, medical imaging front-ends, and digitizing oscilloscope input stages. The wide 1.1 GHz analog bandwidth allows the converter to sample second or third Nyquist zones, replacing mixer-plus-baseband-ADC chains with a single component. When designing with this device, observe proper analog-input driving through a differential amplifier (e.g., LMH6554) and provide a low-jitter clock source, as aperture jitter directly limits SNR at high input frequencies. Decouple AVDD and DVDD separately and tie the exposed pad to a clean analog ground. This page synthesizes distributor pricing, drop-in alternative guidance, and design notes drawn from the manufacturer datasheet and authorized distributor listings - information not found in any single manufacturer document.

詢價 聯絡我們
ADC11DL066CIVS/NOPB - Dual 11-Bit 66 MSPS ADC w/450MHz BW | TI
ADC11DL066CIVS/NOPB

ADC11DL066CIVS/NOPB - Dual 11-Bit 66 MSPS ADC w/450MHz BW | TI

The Texas Instruments ADC11DL066CIVS/NOPB is a dual, low-power monolithic CMOS analog-to-digital converter that delivers 11-bit resolution at 66 MSPS per channel with an internal reference and a 450 MHz analog input bandwidth, packaged in a 64-pin TQFP (10x10 mm). It features two pipelined ADC channels, parallel digital output, and an integrated sample-and-hold, enabling simultaneous sampling of two analog inputs at full speed. The device is specified over the -40C to +85C industrial temperature range and draws typical low power from a single 3.3 V analog supply. An Analog-to-Digital Converter (ADC) is a data-conversion integrated circuit that transforms real-world analog signals into discrete digital codes for processing by DSPs, FPGAs, microcontrollers, or ASICs. ADCs sit in the signal chain between sensors/transducers and digital processors and are critical for defining system-level dynamic range, signal-to-noise ratio (SNR), and effective number of bits (ENOB). The ADC11DL066 belongs to the pipelined ADC sub-class, which uses multiple low-resolution flash stages and a digital correction block to deliver high sampling rates at moderate resolution with relatively low power consumption. Key features include 66 MSPS sampling rate on each of two simultaneously sampled channels, 450 MHz analog input bandwidth for undersampling IF/RF signals, internal 1.0 V reference (with option for external reference), CMOS-compatible digital outputs, and a 3.3 V single-supply operation. The pipelined architecture delivers 7.5 effective bits typical at Nyquist and supports full-power input bandwidth beyond the second Nyquist zone. The ADC11DL066 employs a fully differential pipelined architecture with per-stage MDAC and flash sub-ADC, internally trimmed gain and offset, and an on-chip bandgap reference. Its input stage uses a switched-capacitor sample-and-hold with a wideband input buffer, supporting both AC- and DC-coupled single-ended or differential drive networks. The internal reference can be bypassed to share an external precision reference across multiple converters for gain-matched multi-channel systems. Typical applications include IF/baseband digitization in wireless infrastructure, medical ultrasound beamformers, portable test and measurement instrumentation, digital oscilloscopes and spectrum analyzers, dual-antenna diversity receivers, and CCD imaging front-ends. The dual simultaneous-sampling channels make it especially well-suited to I/Q demodulation and multichannel data acquisition. When designing with this device, keep input traces short and use a differential drive network with 50 ohm terminations to preserve the 450 MHz input bandwidth. Provide low-impedance analog and digital supply planes, decouple close to each supply pin, and route LVCMOS outputs away from analog inputs to minimize digital coupling into the sample-and-hold. With sample rates beyond ~40 MSPS, a thermal estimate using the datasheet's typical power figure is recommended to size the PCB copper area; the 64-TQFP is a thermally enhanced package with an exposed-style pad path on the lead frame.

詢價 聯絡我們
ADC11L066CIVY/NOPB - 11-Bit 66MSPS 450MHz ADC | Texas Instruments
ADC11L066CIVY/NOPB

ADC11L066CIVY/NOPB - 11-Bit 66MSPS 450MHz ADC | Texas Instruments

The Texas Instruments ADC11L066CIVY/NOPB is an 11-bit, 66 MSPS (megasamples per second) monolithic CMOS analog-to-digital converter capable of converting analog input signals into 11-bit digital words at 66 MSPS minimum, with typical operation possible up to 80 MSPS, housed in a 32-pin LQFP (7x7 mm) package. It features a differential pipeline architecture with digital error correction, an internal sample-and-hold, a 450 MHz analog input bandwidth, and single 3.3V supply operation. The device accepts both differential and single-ended analog inputs and outputs data over a parallel interface. What is an ADC? An Analog-to-Digital Converter (ADC) is a semiconductor device that samples continuous analog signals and converts them into discrete digital codes. Within the data-converter hierarchy, the ADC11L066 belongs to the pipeline ADC subclass, which uses multiple low-resolution flash sub-ADCs in successive stages to achieve high sampling rates with moderate resolution. Pipeline ADCs are widely used in communications, imaging, and test equipment where the speed/resolution trade-off favors throughput over absolute precision. Key differentiating features include 66 MSPS minimum sample rate, 450 MHz input bandwidth, low power consumption with a power-down mode for battery-sensitive applications, an on-chip reference buffer, and configurable input range (1.0 Vp-p to 1.5 Vp-p typical). The internal sample-and-hold eliminates the external track-and-hold requirement, simplifying board layout. The differential pipeline architecture combined with digital error correction provides excellent dynamic performance for IF-sampling and baseband digitization. Typical applications include flat-panel display digitizers, video processing, set-top boxes, cable modems, digital communications (IF sampling), portable instrumentation, and medical imaging front-ends. The 32-LQFP package is industrial-grade (-40C to +85C), making the device suitable for commercial and industrial environments rather than automotive. Design consideration: when laying out the LQFP footprint, allocate a continuous ground plane beneath the device and place the decoupling capacitors (typically 0.1 uF ceramic plus a 10 uF bulk) within 5 mm of the AVDD and DRVDD pins. Route the analog input traces as a matched-length differential pair and keep them isolated from the parallel digital output bus to preserve SNR. This page synthesizes distributor inventory, parametric drop-in alternatives, and application engineering notes not consolidated in the original manufacturer datasheet - enabling faster component selection and PCB redesign decisions.

詢價 聯絡我們
ADC12010CIVYX/NOPB - 12-Bit 10MSPS 160mW ADC | Texas Instruments
ADC12010CIVYX/NOPB

ADC12010CIVYX/NOPB - 12-Bit 10MSPS 160mW ADC | Texas Instruments

The Texas Instruments ADC12010CIVYX/NOPB is a 12-bit, 10 MSPS pipelined analog-to-digital converter with internal sample-and-hold, housed in a 32-pin LQFP (NEY) surface-mount package supplied on tape and reel. It accepts a single analog input, converts it at a minimum 10 MSPS conversion rate, and presents the result on a parallel digital interface. Typical power consumption is 160 mW at 10 MHz conversion rate, with a power-down mode available for low-duty-cycle applications. The analog and digital supply rails operate at +5 V with optional ±5 V analog supply flexibility. An ADC (Analog-to-Digital Converter) is an integrated circuit that samples continuous analog voltage levels and converts each sample into a discrete digital code; the result is a stream of binary numbers that a microcontroller, FPGA, or DSP can process. This particular device belongs to the pipelined ADC family, which sits between flash converters (fastest, lowest resolution) and sigma-delta ADCs (slowest, highest resolution). Within a digital system, the ADC bridges the analog physical world (sensors, transducers, RF front-ends) and the digital processing domain, making it part of the broader data-converter hierarchy (ADC -> data converter -> mixed-signal IC -> semiconductor). Key electrical specifications include 12-bit resolution, ±0.3 LSB typical differential non-linearity (DNL), 11.3-bit typical effective number of bits (ENOB) at fIN = 10.1 MHz, and 2.4 V to 5 V compatible digital outputs that interface directly to modern logic families. The pipelined architecture combined with an internal sample-and-hold delivers low-latency conversion suitable for real-time acquisition, while an on-chip reference buffer simplifies external analog design by handling reference decoupling and drive requirements internally. The ADC12010 shares pin compatibility with the ADC12020 (14-bit), ADC12040 (14-bit), ADC12L063 (12-bit), and ADC12L066 (12-bit) parts from Texas Instruments, allowing designers to upgrade resolution or sampling rate on an existing layout. Industrial temperature range (–40 °C to +85 °C), 32-LQFP footprint, and CMOS process technology make it suitable for cost-sensitive embedded designs that require a balance of speed, accuracy, and power. Typical applications include portable and handheld test instruments, ultrasound baseband signal chains, CCD imaging front-ends, communications IF sampling, and low-latency process-control data acquisition. The 160 mW typical dissipation at full rate is well-suited for fan-less industrial enclosures; the power-down mode drops quiescent current for battery-powered portable measurement tools. Designers should pay attention to PCB layout for the analog input network: use a wide ground plane, route the analog input as a 50 Ω controlled-impedance trace, and place the input RC anti-alias filter within 5 mm of the AIN pin to avoid aperture jitter degradation. Compared to higher-speed flash ADCs, the pipelined architecture introduces a fixed pipeline latency (typically 5–6 clock cycles at 10 MSPS) that must be accounted for in closed-loop control applications.

詢價 聯絡我們
ADC12020CIVY - 12-Bit 20MSPS ADC | Texas Instruments | TQFP-32
ADC12020CIVY

ADC12020CIVY - 12-Bit 20MSPS ADC | Texas Instruments | TQFP-32

The Texas Instruments ADC12020CIVY is a 12-bit, 20 MSPS pipelined analog-to-digital converter with internal sample-and-hold, packaged in a 32-pin LQFP (CIVY) measuring 7x7 mm and dissipating 185 mW typical at 20 MHz conversion rate. The converter uses a monolithic CMOS architecture with proprietary error correction and on-chip reference buffer to deliver 11.3-bit ENOB at fIN = 10.1 MHz with ±0.35 LSB typical DNL. It accepts a single +5 V analog supply (or ±5 V analog with separate digital I/O rail) and produces 2.35 V to 5 V TTL/CMOS-compatible digital outputs. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous analog voltage and quantizes it into a discrete digital code. The pipelined architecture used in the ADC12020CIVY divides the conversion into multiple low-resolution stages, each amplifying the residue to the next stage. This approach enables high sampling rates at low power and is widely used in communications, imaging, and instrumentation where signal bandwidths reach tens of MHz. ADC ICs sit within the broader power management and signal chain hierarchy of mixed-signal semiconductors. Key features of the ADC12020CIVY include an internal sample-and-hold, single +5 V or ±5 V supply operation, TTL/CMOS-compatible digital I/O from 2.35 V to 5 V, an on-chip reference buffer, power-down mode for standby, and pin compatibility with the ADC12010, ADC12040, ADC12L063, and ADC12L066 family members. The integrated reference buffer eliminates the need for an external ADC driver on low-to-medium input frequencies, simplifying board layout and BOM cost. The proprietary pipelined sub-ranging architecture uses multi-bit-per-stage conversion with digital error correction across stages, yielding excellent linearity and low spurious content without the calibration complexity of higher-order pipeline converters. The internal sample-and-hold supports full Nyquist-rate sampling up to 20 MSPS with no missing codes, and the on-chip reference buffer provides a low-impedance reference to the internal CDAC network. Typical applications include ultrasound and medical imaging front ends, CCD/cis sensor digitizers in flatbed scanners and digital copiers, digital video broadcasting set-top box IF sampling, communications receivers, and general-purpose high-speed data acquisition. The 185 mW typical power dissipation at 20 MSPS makes it well suited for portable and thermally constrained designs. When designing with this ADC, ensure the analog input is properly buffered for source impedance and that the analog/digital grounds are separated to avoid coupling digital switching noise into the analog path. Decouple AVDD and DVDD with 100 nF ceramic capacitors placed as close to the pins as possible. Note the AVDD pin requires a clean +5 V supply; ripple above 50 mVpp may degrade SNR. This page synthesizes distributor pricing, verified drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

詢價 聯絡我們
ADC12020CIVYX - 12-Bit 20MSPS ADC 185mW LQFP-32 | TI
ADC12020CIVYX

ADC12020CIVYX - 12-Bit 20MSPS ADC 185mW LQFP-32 | TI

The Texas Instruments ADC12020CIVYX is a 12-bit, 20 MSPS pipelined analog-to-digital converter with internal sample-and-hold, packaged in a 32-pin LQFP (NE7) measuring 7x7 mm. It operates from a single +5V analog supply (or dual +/-5V), consumes 185 mW at 20 MSPS, and includes an on-chip reference buffer plus TTL/CMOS compatible digital I/O. The device delivers +/-0.35 LSB typical DNL and 11.3-bit ENOB at fIN = 10.1 MHz. What is a pipelined ADC? A pipelined analog-to-digital converter is a multi-stage architecture in which each successive stage samples and quantizes a residue from the previous stage, enabling high conversion rates at moderate resolution. Pipelined ADCs sit in the hierarchy between flash converters (fastest, lowest resolution) and sigma-delta ADCs (highest resolution, slowest), offering the best balance for IF/baseband signal acquisition between 10 and 200 MSPS at 10-14 bit resolution. Key features include an internal sample-and-hold, on-chip reference buffer, power-down mode for low quiescent, and outputs that are 2.35V to 5V compatible, simplifying interfacing with modern CMOS DSPs and FPGAs. Pin compatibility is maintained with the ADC12010, ADC12040, ADC12L063, and ADC12L066 family members, allowing system designers to migrate between sampling rates without PCB rework. The pipelined architecture is built around a switched-capacitor front-end with multi-bit-per-stage error correction, ensuring low integral non-linearity and excellent spurious-free dynamic range at intermediate input frequencies. The wide input bandwidth supports undersampling applications in communications and instrumentation. Typical applications include CCD imaging digitizers, basestation IF digitizers, video processing, medical ultrasound front-ends, and portable instrumentation. The 185 mW power level makes it well suited for line-powered industrial designs where thermal dissipation is straightforward. When designing with this device, allocate a low-impedance analog ground plane and decouple AVDD with both bulk (10 uF) and ceramic (0.1 uF) capacitors placed as close to the pins as possible. The on-chip reference buffer simplifies external component count but requires a stable bypass on REFIN to achieve rated DNL performance. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and design notes not aggregated on the manufacturer product page, giving procurement and engineering teams a single decision-ready reference.

詢價 聯絡我們
ADC12030CIWM - 12-Bit+Sign SAR ADC, 2-Ch MUX | Texas Instruments
ADC12030CIWM

ADC12030CIWM - 12-Bit+Sign SAR ADC, 2-Ch MUX | Texas Instruments

The Texas Instruments ADC12030CIWM is a self-calibrating 12-bit-plus-sign serial I/O analog-to-digital converter with an integrated 2-channel analog input multiplexer and sample-and-hold, packaged in a 16-pin SOIC Wide. According to the Texas Instruments datasheet, it provides up to 114 ksps sampling rate on either 1 or 2 single-ended/differential input channels, uses an external reference, and exposes a 4-wire SPI/QSPI/MICROWIRE-compatible serial interface. Built on a CMOS process with a successive-approximation register (SAR) architecture, it includes on-chip self-calibration that corrects offset and linearity errors, eliminating the need for user trim. A successive-approximation ADC (SAR ADC) is a type of analog-to-digital converter that performs a binary search across the reference range using an internal sample-and-hold, a comparator, a DAC, and a successive-approximation register. SAR ADCs are valued for deterministic latency, no pipeline delay, low power dissipation, and excellent DC accuracy. They sit within the broader hierarchy of ADC architectures (SAR -> Nyquist-rate ADC -> data converter -> signal-chain IC -> semiconductor), and are typically paired with op-amps, voltage references, and MCU SPI peripherals to form complete analog front-ends. Key features include 12-bit resolution plus sign extension (effective 13-bit dynamic range for measurements crossing zero), a self-calibration command for on-demand linearity correction, an external voltage reference (typically 5 V) for ratiometric or absolute measurements, a wide common-mode input range when used in differential mode, and an SPI/QSPI/MICROWIRE-compatible serial data interface. Operating from a single +5 V analog supply and a +5 V (or +3.3 V logic-compatible) digital supply, the device draws only a few milliwatts during continuous conversion and reduces to nanoamp-level standby when CS is held high. Typical applications include precision industrial process control, portable data-logging instruments, automotive sensor signal conditioning (where single-supply operation and wide input range are critical), battery-powered handheld multimeters, and closed-loop position/speed control in motor drives. The on-chip MUX and sample-hold enable direct connection to bridge sensors, thermocouples via front-end amplification, and potentiometric transducers, while the serial interface simplifies isolated data acquisition. When designing with the ADC12030CIWM, ensure the analog and digital grounds are joined only at one star-point beneath the ADC ground pin to avoid digital-noise coupling into the reference. Use a 0.1 uF ceramic bypass capacitor directly on AV+ and a 10 uF tantalum/ceramic bulk capacitor nearby. The reference voltage should be driven from a low-noise, low-drift source such as the TI REF5040 or REF02. This page synthesizes distributor pricing, drop-in alternative MPNs from the same ADC12030 family, and practical PCB layout notes not collected in a single document elsewhere - an at-a-glance decision aid for engineers evaluating the ADC12030CIWM for new designs or as a replacement in legacy boards.

詢價 聯絡我們
ADC12030CIWMX/NOPB - 12-Bit+Sign SAR ADC, 2-Ch MUX, 16-SOIC | TI
ADC12030CIWMX/NOPB

ADC12030CIWMX/NOPB - 12-Bit+Sign SAR ADC, 2-Ch MUX, 16-SOIC | TI

The Texas Instruments ADC12030CIWMX/NOPB is a self-calibrating 12-bit plus sign serial I/O successive-approximation analog-to-digital converter with an integrated 2-channel analog multiplexer and sample/hold amplifier, housed in a 16-pin SOIC (Wide, 7.50mm) package. It supports a single +5V analog supply, samples at up to 114 kS/s, and provides both unipolar (0 to 5V) and bipolar (±5V, ±10V, 0 to 10V) input ranges via pin strapping. An SAR (successive-approximation-register) ADC is a sampling converter that resolves an analog input to a digital code in N clock cycles by iteratively testing each bit with an internal DAC, then holding the result in the sample/hold. SAR ADCs are valued in industrial and instrumentation channels for their deterministic latency, lack of pipeline delay, and excellent behavior on multiplexed inputs where the input settles between conversions. The ADC12030 family sits at the mid-resolution / mid-speed tier of TI's SAR portfolio, above the 8-bit ADC080x family and below 14-/16-bit parts such as the ADS774/ADS780x. Key specifications include 12-bit resolution plus a sign bit for true bipolar operation, 2 single-ended or 1 differential input channel, MICROWIRE-compatible serial interface, on-chip self-calibration that nulls offset and gain errors, low power dissipation of approximately 33 mW at full speed, and an industrial -40C to +85C temperature range. The /NOPB suffix designates a Pb-free (lead-free) finish. The serial data output streams the MSB first across SCLK, framed by an active-low CS, which allows the part to share a 3-wire SPI-like bus with other peripherals and to opto-isolate cleanly in noisy industrial settings. The input MUX is software-selected via two serial bits, so 2-channel scanning is handled without external logic. Typical applications include multi-channel data-acquisition front ends, industrial process control loops, weigh-scale / load-cell signal chains that need true bipolar input range, motor-control feedback boards, and portable instrumentation with handheld sensor interfacing. The 2-channel MUX makes the part economical where only a handful of analog sources must be observed. When designing with this device, add a 0.1 uF ceramic bypass directly on the +5V analog pin and a small RC anti-alias filter on the chosen MUX input. The internal sample/hold requires the input to settle within the acquisition window - source impedance below ~1 kohm is recommended to avoid gain-error and linearity drift. This page synthesizes distributor live pricing, drop-in cross-reference equivalents, and pragmatic design notes derived from the manufacturer datasheet - information not collected together on a single product page elsewhere.

詢價 聯絡我們