EP20K600CF33C8N vs EP20K600CF33C9 比較

詳細並排比較 EP20K600CF33C8N 由 Intel 與 EP20K600CF33C9 由 Intel. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EP20K600CF33C8N EP20K600CF33C9
品牌 Intel Intel
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Family APEX 20KC APEX 20KC
Logic Elements / Cells 24,320 24,320
Total RAM Bits 311,296 —
Number of LABs / CLBs 2,432 —
Number of Gates 1,537,000 (max) —
Number of I/O Banks [DATA_NEEDED: number of I/O banks] —
Core Voltage Supply 1.71 V to 1.89 V (1.8 V nominal) —
Technology / Process 0.15 µm CMOS —
Maximum Internal Frequency 301.21 MHz —
Speed Grade -8 (slower than -7) —
工作溫度 0°C to 85°C (TJ) —
封裝 1020-pin FC-FBGA (flip-chip) 1020-ball FC-FBGA
Pitch 0.33 mm —
安裝類型 Surface Mount Surface Mount (BGA)
Programmable Type In-System / SRAM-based —
Configuration Interface JTAG (IEEE 1149.1) + Passive Serial / Parallel —
RoHS 狀態 Compliant (N suffix) [DATA_NEEDED: rohs status]
Process Technology — 0.15 µm CMOS
System Gates — 600,000 (maximum)
Maximum Operating Frequency — 250 MHz
最大時脈頻率 — 303.03 MHz
Propagation Delay — 2.0 ns
Core Supply Voltage (VCCINT) — 1.8 V nominal (1.71 V to 1.89 V)
User I/O — 588 (4 dedicated inputs + 580 general-purpose I/O)
工作溫度範圍 — [DATA_NEEDED: operating temperature range]
Embedded RAM — Dual-port RAM blocks (per family)
Programmability — JTAG / IEEE 1149.1 ISP, SRAM-based
MSL 等級 — [DATA_NEEDED: MSL level]
Logic Block Architecture — MultiCore (LUT + product-term + embedded memory)
I/O Standards Supported — LVTTL, LVCMOS, LVDS (per family datasheet)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價