EPC2CC20N vs EPC2L120 比較

詳細並排比較 EPC2CC20N 由 Altera 與 EPC2L120 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPC2CC20N EPC2L120
品牌 Altera Altera
類別 FPGA & CPLD Memory ICs
生命週期狀態 NRND NRND
功能 Configuration device for SRAM-based LUT FPGAs —
Density [DATA_NEEDED: bitstream density in bits] 120 Kbit
封裝 PLCC-20 PLCC-20
Configuration Interface 16-bit parallel (FPP) / Passive Serial (PS) Serial, FPGA-targeted
Supply Voltage (VCC) 3.3 V —
Programming Interface JTAG (IEEE 1149.1) via ByteBlasterMV / USB-Blaster —
In-System Programmable Yes —
Error Detection 16-bit CRC on configuration frames —
Configuration Modes Supported FPP and PS (depends on host FPGA) —
Cascadable Yes (multiple EPC2 devices for larger bitstreams) —
Open-Drain Status Pin Yes (CONF_DONE / nSTATUS compatible) —
工作溫度 [DATA_NEEDED: industrial/commercial temp range] -40 C to +85 C
安裝類型 Surface Mount (PLCC-20 socket compatible) Surface Mount
MSL 等級 [DATA_NEEDED: MSL rating] —
RoHS 狀態 [DATA_NEEDED: RoHS compliance status] unknown
記憶體類型 — Configuration PROM (Flash-based)
Operating Voltage — 2.7 V to 3.6 V (3.3 V typ)
In-System Programmability — Yes (IEEE 1149.1 JTAG)
Compatible FPGAs — Altera Cyclone, Cyclone II, APEX-series
CONF_DONE Output — Open-drain, wire-OR capable
Data Retention — 20 years (per Altera datasheet family)
Program/Erase Cycles — 100 cycles minimum
Lead-Free — unknown
Family — EPC2 (Enhanced Configuration)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價