EPC2TC32UCAD48 vs EPC2TC32UCAF 比較

詳細並排比較 EPC2TC32UCAD48 由 Altera 與 EPC2TC32UCAF 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPC2TC32UCAD48 EPC2TC32UCAF
品牌 Altera Altera
類別 Memory ICs FPGA & CPLD
生命週期狀態 NRND Obsolete
記憶體類型 In-System Programmable Configuration PROM (Flash) —
Density 1.6 Mbit —
Configuration Clock 10 MHz max —
介面 Serial (AS) / Parallel (FPP, PS) / JTAG (IEEE 1149.1) —
供應電壓 3.3 V (typical) —
Programmability In-system via JTAG (ISP), 100,000 erase/write cycles —
工作溫度範圍 -40 C to +85 C (industrial, U-suffix) —
封裝 32-TQFP (7x7 mm, 0.8 mm pitch) 32-pin TQFP (CAF48), 7x7 mm
腳位數 32 —
Cascade Support Yes (multi-device daisy-chain) —
Multi-Boot Support Yes (Altera remote system upgrade) —
Compatible FPGAs Altera Cyclone, Stratix, APEX, ACEX, Mercury families —
RoHS 狀態 Compliant [DATA_NEEDED: RoHS compliance status]
Lead-Free Yes [DATA_NEEDED: lead-free status]
MSL 等級 3 (168 hours) [DATA_NEEDED: MSL rating]
Device Type — Configuration PROM (CPLD-style boot memory)
Memory Density — 1.6 Mbit
Supported FPGA Families — Altera APEX, Cyclone, Stratix, FLEX (LUT devices)
Supply Voltage (VCC) — 3.0 V to 3.6 V
I/O Logic Levels — 3.3 V / 2.5 V compatible
Configuration Interface — FLEX passive serial / passive parallel synchronous / passive parallel asynchronous
Programming Interface — IEEE 1149.1 (JTAG) in-system programmable
Daisy-Chain Support — Yes (via nCASC pin, multi-device FLEX chain)
Compression Support — Altera bitstream compression compatible
安裝類型 — Surface Mount
工作溫度 — [DATA_NEEDED: operating temperature range]
無鹵素 — [DATA_NEEDED: halogen-free status]

資料表與資源

瀏覽所有產品 建立 BOM 索取報價