EPM5192LC-45 vs EPM5192LC-35 比較

詳細並排比較 EPM5192LC-45 由 Altera 與 EPM5192LC-35 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM5192LC-45 EPM5192LC-35
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Family MAX 5000 MAX 5000 CPLD
Series EPM5192 MAX 5000
Macrocells 192 —
Logic Elements 192 macrocells —
Maximum Operating Frequency 100 MHz —
Pin-to-Pin Delay (tPD) 45 ns 35 ns
Dedicated Inputs [DATA_NEEDED: dedicated input count] —
Programmable I/O Pins [DATA_NEEDED: I/O pin count] —
Configuration Memory UV-erasable EPROM / OTP —
Technology EPROM-based CMOS —
Package Type LCC (Leaded Ceramic Chip Carrier) with UV window JLCC (J-Lead Ceramic Chip Carrier)
Package Code LC —
Speed Grade -45 (45 ns tPD) -35
工作溫度 0C to +70C (commercial) Commercial (0C to +70C) per LC suffix
供應電壓 5 V —
RoHS 狀態 [DATA_NEEDED: RoHS status] Non-compliant (ceramic hermetic package)
安裝類型 Surface Mount (LCC) Surface Mount
Datasheet Page Count 52 pages —
Logic Elements / Macrocells — 192 macrocells
Programmable Type — UV-Erasable / OTP (EPROM-based)
Logic Voltage — 5 V TTL-compatible I/O
Programming Method — Altera legacy programmer (EPROM-based)
Architecture — LAB-based with Programmable Interconnect Array (PIA)
I/O Standard — TTL
生命週期狀態 — Obsolete - last-time-buy stock only
Datasheet Document — Altera MAX 5000 family datasheet (per alldatasheet.com)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價