EPM5192LI-2 vs EPM5192LC84 比較
詳細並排比較 EPM5192LI-2 由 Altera 與 EPM5192LC84 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況，以找出最符合您設計需求的元件。
規格比較
| 參數 | EPM5192LI-2 | EPM5192LC84 |
|---|---|---|
| 品牌 | Altera | Altera |
| 類別 | FPGA & CPLD | FPGA & CPLD |
| 生命週期狀態 | Obsolete | Obsolete |
| Family | MAX 5000 | MAX 5000 |
| Device Type | EPLD (Erasable/OTP Complex PLD) | — |
| Macrocells | 192 | — |
| Logic Array Blocks (LABs) | 12 | — |
| User I/O | 64 | [DATA_NEEDED: max user I/O count] |
| Total Inputs | 72 (7 dedicated + 64 I/O) | — |
| Propagation Delay (tpd) | 55 ns (max) | — |
| Maximum Internal Frequency | 100 MHz | — |
| 供應電壓 | 4.5 V to 5.5 V | [DATA_NEEDED: VCC range] |
| 工作溫度 | -40 C to +85 C (industrial) | [DATA_NEEDED: operating temperature range] |
| Typical Power Dissipation | 600 mW at 5 V / 25 C | — |
| Technology | CMOS, UV-erasable / OTP | — |
| 封裝 | 84-pin PLCC (J-lead), JEDEC S-PQCC-J84 | LCC-84 (PQCC84, MS-018) |
| 安裝類型 | Surface Mount | Surface Mount (Socket-compatible) |
| RoHS 狀態 | [DATA_NEEDED: RoHS status] | unknown |
| Design Toolchain | Altera MAX+plus II | — |
| Product Type | — | Complex Programmable Logic Device (CPLD) |
| Macrocells (Logic Cells) | — | 192 |
| Propagation Delay (tPD) | — | 55 ns |
| Process Technology | — | CMOS |
| Programmability | — | OTP / UV-Erasable |
| 腳位數 | — | 84 |
| Configuration Memory | — | EPROM / UV-Erasable |
| Programming Interface | — | JTAG / Altera legacy (MAX+PLUS II baseline) |
| MSL 等級 | — | [DATA_NEEDED: MSL rating] |