EPM9560ARC304-10F vs EPM9560GC280-15 比較

詳細並排比較 EPM9560ARC304-10F 由 Altera 與 EPM9560GC280-15 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM9560ARC304-10F EPM9560GC280-15
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 NRND Obsolete
Device Family MAX 9000A —
Programmable Type In System Programmable (ISP) —
Number of Macrocells 560 —
Number of Logic Elements/Blocks 35 LABs —
Number of Gates 12000 —
Number of I/O 216 —
Maximum Delay Time (tPD) 10 ns —
Supply Voltage (Internal) 4.75 V to 5.25 V —
工作溫度 0 C to +70 C (commercial) —
封裝 304-pin RQFP (PowerQuad II) —
Package Code FQFP —
Terminal Form Gull Wing —
Package Shape Square —
安裝類型 Surface Mount Through-Hole
Configuration Memory EEPROM (non-volatile) —
JTAG Support IEEE 1149.1 (ISP) —
RoHS 狀態 RoHS Non-compliant (ceramic CPGA, contains lead)
Speed Grade -10 (10 ns) —
Family — MAX 9000
Device Type — EE PLD (CMOS EEPROM-based CPLD)
Macro Cells — 560
Typical Gates — 12,000
Maximum Operating Frequency — 117.6 MHz
Propagation Delay (tpd) — 15 ns (speed grade -15)
Propagation Delay (alternate datasheet figure) — 16.6 ns
Supply Voltage (VCCINT/VCCIO) — 5.0 V
Operating Temperature (Commercial) — 0C to +70C
Package Type — CPGA-280 (Ceramic Pin Grid Array, 280 pins)
Programmability — In-System Programmable (ISP) via JTAG IEEE 1149.1
Technology — CMOS EEPROM, 0.5 um process (MAX third-gen)
Architecture — Multiple Array MatriX (MAX)
生命週期狀態 — Obsolete (legacy Altera MAX 9000 family)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價