集成电路

子分类

📁 ADC/DAC 2519 产品 📁 放大器IC 799 产品 📁 音频编解码器 16 产品 📁 音频IC 2 产品 📁 时钟与计时 310 产品 📁 DSP 963 产品 📁 数据采集IC 2 产品 📁 数字电位器 4 产品 📁 显示驱动与控制器 1 产品 📁 FPGA与CPLD 6666 产品 📁 接口IC 1595 产品 📁 LED驱动器 1 产品 📁 逻辑IC 305 产品 📁 存储IC 875 产品 📁 微控制器 18748 产品 📁 微处理器 4 产品 📁 电机驱动器 1 产品 📁 其他 1 产品 📁 Sensor and Detector Interfaces 1 产品 📁 专用IC 15 产品 📁 视频IC 13 产品

产品（32843)

ADC1003S040TS/C1 - 10-bit 40 MSPS ADC w/ Regulator | NXP
ADC1003S040TS/C1

ADC1003S040TS/C1 - 10-bit 40 MSPS ADC w/ Regulator | NXP

The NXP ADC1003S040TS/C1 is a 10-bit, 40 MSPS analog-to-digital converter with an integrated voltage regulator, housed in a 28-pin SSOP package. It is part of the ADC1003S030/040/050 family of high-speed, low-power ADCs designed for professional video and high-speed data acquisition. The /C1 suffix denotes a specific die revision; the part also ships as ADC1003S040TS/C1:1 with the same SSOP-28 footprint. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples a continuous analog voltage and converts it into a discrete digital code. Within the converter hierarchy, a flash or pipelined ADC like the ADC1003S040TS belongs to the high-speed SAR/pipeline family, which is itself a sub-category of data converters and falls under the broader umbrella of mixed-signal ICs and semiconductors. These devices form the interface between real-world analog sensors/signals and digital processors. Key features include 10-bit resolution, a maximum sampling rate of 40 MSPS (mega-samples per second), TTL/CMOS-compatible digital I/O, an internal voltage reference regulator that simplifies power supply design, and operation from a single 5V analog supply. According to the NXP/Renesas datasheet, all digital inputs and outputs are TTL and CMOS compatible, and a low-level sine-wave clock input is also accepted, giving the part flexibility for clean clocking schemes. The architecture uses a flash-style conversion core optimized for low power dissipation at high conversion rates, which is essential in dense video processing designs where thermal management is challenging. The integrated regulator block provides a stable internal reference, removing the need for an external reference IC and reducing BOM count. The 28-SSOP package gives 28 gull-wing leads with a 5.30 mm body width, suitable for cost-sensitive consumer and industrial designs. Typical applications include professional video capture and editing equipment, HDTV/SDTV video digitizers, IF sampling in communications receivers, medical imaging front-ends, and high-speed instrumentation. The 40 MSPS sampling rate comfortably covers standard-definition video bandwidth (up to ~20 MHz analog input with Nyquist oversampling) and many intermediate-frequency (IF) sampling schemes. When designing with this part, ensure the analog input bandwidth and the track-and-hold settling time are not violated by aggressive front-end filter designs. Place the analog and digital grounds on a split-plane topology and join them at a single point under the ADC to minimize digital switching noise coupling into the analog input. This page synthesizes distributor stock data, drop-in alternatives within the ADC1003S family, and practical PCB layout guidance not consolidated in the manufacturer datasheet.

询价 联系我们
ADC1003S050TS/C1 - 10-bit 50 MSPS Parallel ADC, 28-SSOP | NXP
ADC1003S050TS/C1

ADC1003S050TS/C1 - 10-bit 50 MSPS Parallel ADC, 28-SSOP | NXP

The NXP ADC1003S050TS/C1 is a single-channel, 10-bit resolution analog-to-digital converter (ADC) sampling at up to 50 MSPS, housed in a 28-pin SSOP package with an integrated voltage regulator. It features a single +3.0V analog supply input, parallel CMOS/TTL-compatible digital outputs, and built-in track-and-hold circuitry. An ADC (analog-to-digital converter) is a data acquisition integrated circuit that converts continuous analog signals into discrete digital codes at a defined sampling rate. ADCs sit inside the broader signal chain hierarchy: sensor -> analog front-end -> ADC -> digital signal processor -> controller. As a successive-approximation or flash-style converter, this part operates in the pipeline between the analog conditioning stage and the digital processing stage, converting real-world voltages into 10-bit binary words at 50 million samples per second. Key features include 50 MSPS maximum sampling rate, 10-bit resolution, single 3.0V supply operation (with internal regulator), low power consumption suitable for portable instrumentation, and an SSOP-28 footprint compatible with standard SMT assembly. The on-chip regulator simplifies PCB power design by eliminating the need for an external low-dropout regulator, while internal reference circuitry maintains conversion accuracy across temperature. In terms of architecture, the ADC1003S050TS/C1 integrates a high-bandwidth track-and-hold amplifier, an internal reference, and a digital error-correction block. The internal voltage regulator reduces PSRR sensitivity to upstream switching noise. Output coding is straight binary, with output enable and clock input pins supporting flexible interface timing with FPGAs, DSPs, or microcontrollers. Typical applications include CCD imaging digitizers, video processing boards, portable oscilloscope front-ends, communications baseband sampling, and industrial data acquisition cards. The single 3V supply and parallel output simplify interface to NXP, TI, or Microchip microcontrollers. When designing with this part, ensure the analog input drive amplifier has sufficient bandwidth (>=3x sample rate) and that the SSAMP output impedance matches the ADC's input to minimize aperture jitter. Decouple the supply pins with both 100nF ceramic and 10uF bulk capacitors to suppress regulator-induced noise. This page synthesizes distributor pricing, drop-in 28-SSOP alternatives, and practical PCB design notes not found in the standalone manufacturer datasheet.

询价 联系我们
ADC1003S050TS/C1:1 - 10-bit 50MSPS Parallel ADC | NXP
ADC1003S050TS/C1:1

ADC1003S050TS/C1:1 - 10-bit 50MSPS Parallel ADC | NXP

The NXP ADC1003S050TS/C1:1 is a 10-bit, 50 MSPS single ADC with parallel output, housed in a 28-pin SSOP (TSSOP) package. It is one of the ADC1003S030/040/050 family of high-speed, low-power 10-bit converters for professional video and general-purpose data acquisition. An ADC (Analog-to-Digital Converter) is a data-acquisition IC that samples a continuous analog input voltage and converts it into a discrete digital code at a specified sample rate. The ADC1003 family belongs to the pipeline/flash hybrid converter class within the data-converter hierarchy: data converter IC -> ADC -> high-speed ADC -> video-speed ADC. They include an internal voltage regulator and a single analog input channel, which simplifies power design and reduces external BOM. Key features include 10-bit resolution, 50 MSPS maximum sample rate, single-channel differential/single-ended analog input, parallel CMOS-compatible output, integrated voltage regulator, low-power operation, and commercial-grade -40C to +85C temperature range. The internal reference and regulator eliminate external reference drift concerns. The 28-pin TSSOP/SSOP footprint allows compact PCB placement. The ADC1003S050TS uses a multi-stage pipeline architecture with on-chip sample-and-hold, enabling high spurious-free dynamic range at 50 MSPS while keeping power dissipation low compared to flash ADCs. Power-down modes support energy-aware applications. Differential non-linearity (DNL) and integral non-linearity (INL) parameters make it suitable for video and imaging front-ends. Throughput up to 50 million samples per second supports SD video, IF pro, and baseband processing tasks. Typical applications include professional video digitizers, baseband I/Q sampling, IF sampling, medical imaging, set-top boxes, video capture cards, and industrial process-control data acquisition. The integrated voltage regulator allows direct connection to a 5 V supply without an external LDO. When designing with this device, decouple the analog supply pin with 100 nF plus 4.8 uF capacitors placed close to the IC. Drive the analog input with a low-impedance, bandwidth-appropriate amplifier; keep the clock source clean and the digital outputs lightly loaded to avoid degrading SNR. This page synthesizes distributor pricing, drop-in same-family alternatives, and practical design notes not found in the manufacturer datasheet, providing information gain over stock distributor listings.

询价 联系我们
ADC1004S030TS/C1 - 10-bit 30 MSPS ADC | NXP | Video
ADC1004S030TS/C1

ADC1004S030TS/C1 - 10-bit 30 MSPS ADC | NXP | Video

The NXP ADC1004S030TS/C1 is a 10-bit, 30 MSPS single-channel analog-to-digital converter designed for professional video and high-speed low-power signal acquisition, housed in a 28-pin SSOP (SOT-341-1) package. It accepts one analog input, provides 10-bit resolution at sample rates up to 30 MSPS, and operates from a single 3.3V supply. The converter is part of the ADC1004S family (030/040/050 MSPS) and is qualified for the commercial 0 C to 70 C temperature range. What is an ADC? An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples continuous-time analog input signals and converts them into discrete digital codes. The ADC1004S030 sits within the pipeline / high-speed low-power ADC category, which itself is a sub-class of data converters under signal-chain and data acquisition ICs. Speed grades (030/040/050 MSPS) and bit resolutions (8/10/12-bit) are the two dominant axes used to differentiate this category. Key features include 10-bit resolution, 30 MSPS maximum sample rate, single 3.3V analog supply, low power consumption, an internal reference, and a parallel CMOS-compatible digital output bus. The 28-pin SSOP package provides a small footprint for surface-mount assembly. The device is offered in three speed grades (30, 40, and 50 MSPS) and three bit resolutions (8, 10, and 12-bit), giving system designers flexibility in optimizing the speed/accuracy trade-off. The architecture combines a high-bandwidth track-and-hold front end with a pipelined switched-capacitor core that delivers excellent dynamic linearity. Internal voltage reference and clock-conditioning simplify the analog front-end design, and the parallel digital interface allows direct connection to FPGAs, ASICs, or microcontrollers without an external serializer. Typical applications include professional video acquisition, digital still cameras, image processing boards, digital set-top boxes, and IF sampling in communications receivers. The combination of 10-bit resolution at 30 MSPS makes it well suited to standard-definition video digitisation where bandwidth exceeds that of 8-bit parts without the cost of 12-bit precision. When designing with the ADC1004S030TS/C1, drive the analog input with a low-impedance, wideband op-amp and provide solid power-supply decoupling close to the AVDD pin. The 28-SSOP thermal envelope is sufficient for the rated commercial temperature range without forced-air cooling, but adequate PCB copper around the exposed leads helps dissipate internal dissipation. This page synthesises distributor pricing, drop-in alternative guidance, and practical design notes for the ADC1004S030TS/C1 that are not consolidated in the manufacturer datasheet. Cross-references are validated against the same NXP ADC1004S030/040/050 family datasheet family.

询价 联系我们
ADC1004S040TS/C1 - 10-bit 40 MSPS ADC, SSOP-28 | NXP
ADC1004S040TS/C1

ADC1004S040TS/C1 - 10-bit 40 MSPS ADC, SSOP-28 | NXP

The NXP ADC1004S040TS/C1 is a single-channel, 10-bit resolution analog-to-digital converter with a maximum sampling rate of 40 MSPS, housed in a 28-pin SSOP (Shrink Small Outline Package) with gull-wing leads. It belongs to the ADC1004S030/040/050 family of high-speed, low-power ADCs, supporting 30/40/50 MSPS variants and offering parallel CMOS/TTL-compatible digital outputs for direct connection to ASICs, FPGAs, or DSP processors. The architecture uses a flash-compatible pipeline stage and is designed for professional video and high-speed data acquisition. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts a continuous analog voltage into a discrete digital code. The 10-bit ADC sits in the taxonomy: 10-bit ADC -> successive-approximation/pipeline ADC -> data converter -> mixed-signal IC -> semiconductor. ADCs are essential building blocks in any system that must observe, store, or process real-world analog signals - from video frame grabbers and digital oscilloscopes to medical imaging and radar receivers. Key features of the ADC1004S040TS/C1 include a 40 MSPS sampling rate, single 10-bit resolution, low-power CMOS design, TTL/CMOS-compatible digital inputs and outputs, an internal reference option, and an analog input bandwidth suitable for IF-sampling applications. Its SSOP-28 footprint is compact enough for portable instrumentation while exposing enough digital I/O for parallel bus interfaces. The 28-lead SSOP package provides a thermal resistance low enough for the part to operate commercial-grade reliably across 0 C to 70 C ambient. The device is built on a low-power CMOS process. According to the manufacturer datasheet, the ADC1004S040 family uses a pipelined architecture and supports single-ended analog inputs with high-impedance front-end design, enabling direct coupling to 50-ohm terminated lines or operational-amplifier buffers. The architecture minimizes pipeline latency while keeping the bit-per-second figure of merit competitive with industry 10-bit video ADCs of its generation. Typical applications for the ADC1004S040TS/C1 include professional video digitizers (SDI capture cards, broadcast equipment), medical imaging front-ends, IF-sampling in communications receivers, general-purpose data acquisition systems, and digital oscilloscope input stages. It is well-suited to any 40 MSPS-class 10-bit conversion task requiring CMOS output compatibility. When designing with this device, ensure clean analog input signal conditioning with a low-noise, high-bandwidth op-amp front-end, and place a small RC anti-alias network at the analog input. Decouple the analog and digital supply pins separately with 100 nF ceramic capacitors to suppress switching noise from the output drivers coupling into the analog input. This page synthesizes NXP datasheet specifications, distributor pricing as of 2026-10-12, and drop-in pin-compatible alternatives from the same ADC1004S family, providing context not consolidated in any single source.

询价 联系我们
ADC1004S040TS/C1'1 - 10-bit 40MSPS Parallel ADC | NXP
ADC1004S040TS/C1'1

ADC1004S040TS/C1'1 - 10-bit 40MSPS Parallel ADC | NXP

The NXP ADC1004S040TS/C1'1 is a 10-bit high-speed low-power Analog-to-Digital Converter from the ADC1004S family, sampling at up to 40 MSPS and housed in a 28-pin SSOP package. It targets professional video, IF sampling, and high-speed data acquisition applications where compactness, single 5 V supply operation, and TTL/CMOS-compatible I/O are essential. Key specifications include a 40 MSPS maximum sampling rate, a 10-bit parallel output interface, single-ended analog input, and a single 5 V supply rail shared by both analog and digital sections. The converter uses a pipelined flash architecture with internal reference support, achieving ENOB performance suitable for video bandwidths and intermediate-frequency (IF) sampling chains. The ADC1004S030/040/050 family shares a common digital interface and pinout. Members differ only in maximum sample rate (30/40/50 MSPS), allowing board-level reuse across product tiers. All digital I/O are TTL/CMOS-compatible, enabling direct connection to standard FPGAs, ASICs, or microcontrollers without level shifters. The -40C to +85C commercial/industrial operating range covers most embedded video and instrumentation environments. Typical applications include professional video digitization (SDI receivers, frame grabbers), IF sampling in software-defined radio, ultrasound beamforming front-ends, and high-speed industrial inspection cameras. Its parallel output lends itself to real-time processing pipelines with minimum interface latency compared to serial ADCs. Designers should treat the analog input as a 50 ohm-matched, AC- or DC-coupled line and provide clean PCB partitioning between analog and digital grounds to preserve spurious-free dynamic range. A low-jitter sampling clock is essential to avoid aperture-induced SNR degradation; even sub-nanosecond jitter can erode ENOB at high input frequencies. This page synthesizes the Renesas/NXP manufacturer datasheet, current distributor pricing on DigiKey and Octopart, parametric drop-in alternatives, and design notes not found in the basic product listing.

询价 联系我们
ADC1004S040TS/C1:1 - 10-bit 40MSPS Parallel ADC | NXP
ADC1004S040TS/C1:1

ADC1004S040TS/C1:1 - 10-bit 40MSPS Parallel ADC | NXP

The NXP ADC1004S040TS/C1:1 is a 10-bit, 40 MSPS, single-channel pipelined analog-to-digital converter with TTL/CMOS-compatible parallel outputs, housed in a 28-pin SSOP (SOT-341-1) package. It is part of the ADC1004S030/040/050 family and supports a maximum sampling rate of 40 MHz while operating from a single 3.0 V to 3.6 V analog and digital supply. The device delivers full-resolution 10-bit performance with low power consumption suitable for professional video, imaging, and communications front ends. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts a continuous analog input voltage or current into a discrete digital code, enabling digital processors, FPGAs, or ASICs to read real-world signals. Within the broader signal chain taxonomy, ADCs sit between the analog front end (amplifiers, filters, sensors) and the digital processing block; the ADC1004S040TS occupies the high-speed, low-resolution (10-bit, 40 MSPS) tier often used for video digitisation and IF sampling. Its single-channel, pipelined architecture balances conversion rate against power and silicon area compared to successive-approximation register (SAR) or flash ADC architectures. Key features include one analog input, one parallel digital output bus of 10 bits, internal reference, TTL/CMOS-compatible logic I/O, and a low-voltage differential signalling (LVTTL) clock input that accepts a low-level sine-wave clock as well as a CMOS-level drive. The 28-pin SSOP package offers a small footprint while providing adequate thermal dissipation for the commercial-grade temperature range of 0 °C to +70 °C. The part is supplied in Tape and Reel packaging (C1 suffix) for high-volume automated assembly. The ADC1004S040TS/C1:1 uses a switched-capacitor pipelined core that digitises the analog input on each rising edge of the external clock, latches the result, and presents it on the output bus one pipeline latency later. This architecture enables sample rates up to 40 MSPS with deterministic latency, which is critical for synchronous multi-channel systems. Internal calibration and a precision bandgap reference maintain DC accuracy (DNL, INL) over the operating range, and the output data format is straight binary. Typical applications include professional video acquisition and broadcasting, medical imaging front ends, CCD/CIS sensor digitisation, IF sampling in communications receivers, and general-purpose data acquisition in industrial test equipment. The 40 MSPS rate and 10-bit resolution suit standard-definition digital video, where 27 MHz pixel clocks are common, while leaving headroom for oversampling. When designing with this device, ensure the analog input is AC-coupled or DC-biased into the device's common-mode range and that the clock source has low jitter (well under 50 ps rms) to preserve signal-to-noise ratio. Decouple the AVDD and DVDD pins with separate 100 nF and 10 µF capacitors placed close to the IC. The information on this page synthesises distributor availability, drop-in alternatives, and application guidance that goes beyond the manufacturer datasheet to accelerate design-in.

询价 联系我们
ADC1004S050TS/C1:1 - 10-bit 50MSPS Parallel ADC | NXP | 28-SSOP
ADC1004S050TS/C1:1

ADC1004S050TS/C1:1 - 10-bit 50MSPS Parallel ADC | NXP | 28-SSOP

The NXP ADC1004S050TS/C1:1 is a 10-bit, 50 MSPS, single-channel, low-power parallel Analog-to-Digital Converter (ADC) housed in a 28-pin SSOP package (SOT-341-1, MO-150). It belongs to the ADC1004S030/040/050 family, and the /C1:1 suffix designates the 50 MSPS speed grade with a commercial 0 °C to +70 °C operating temperature range. The part converts an analog input signal into 10-bit binary-coded digital outputs at a maximum sample rate of 50 MHz and is designed for professional video and high-speed instrumentation applications. An ADC (Analog-to-Digital Converter) is a mixed-signal integrated circuit that samples a continuous-time analog voltage and produces a discrete-time, finite-resolution digital code. Within the broader signal chain hierarchy, ADCs sit between an analog front end (amplifier, anti-alias filter, MUX) and a digital processor (FPGA, ASIC, microcontroller), and are themselves a member of the data-converter IC family alongside DACs (digital-to-analog converters) and CODECs. The ADC1004S050TS is a flash/half-flash architecture successive-approximation hybrid family, optimized for high sample rate at modest resolution. Key features of the ADC1004S050TS/C1:1 include a maximum sampling rate of 50 MSPS (the family spans 30/40/50 MHz versions), 10-bit resolution with TTL/CMOS-compatible digital I/O, low-power operation suitable for portable and densely-populated video designs, and an internal reference circuit. The 28-pin SSOP (5.30 mm body width, plastic MO-150 / SOT-341-1) gives a compact surface-mount footprint while preserving good thermal performance for a 28-lead small-outline package. The device uses a resistance-ladder input stage and a multi-stage comparator architecture, with all digital inputs and outputs TTL and CMOS-compatible. Although a low-level sine-clock input is recommended for lowest jitter, the converter also accepts standard TTL drive levels. The combination of wide analog bandwidth, parallel output bus, and 50 MSPS throughput lets designers sample standard-definition and many enhanced-definition video signals, or perform general-purpose high-speed data acquisition without an external track-and-hold. Typical applications for the ADC1004S050TS/C1:1 include professional video digitizing and frame grabbers, medical imaging front ends, high-speed instrumentation, CCD/CIS imaging pipelines, and IF/baseband digitizing in communications receivers. The 50 MSPS rate comfortably covers SDTV (27 MHz) and HDTV Y/C (75 MHz on a 10-bit budget, here used with external filtering) sample domains. When designing with this device, ensure the analog input drive amplifier can settle within the ADC's acquisition window, place the input RC network close to the analog input pin to control charge kick-back, and provide a low-jitter clock with 50 % nominal duty cycle. Decouple VCCA and VCCD independently with 100 nF ceramic capacitors placed as close as possible to the supply pins. This page synthesizes distributor pricing, drop-in same-family alternatives, and practical PCB-layout guidance that goes beyond the bare pin description in the manufacturer datasheet, helping engineers select, source, and lay out the ADC1004S050TS/C1:1 with confidence.

询价 联系我们
ADC1005S060TS/C1:1 - 10-bit 60MSPS ADC, 28-SSOP | NXP
ADC1005S060TS/C1:1

ADC1005S060TS/C1:1 - 10-bit 60MSPS ADC, 28-SSOP | NXP

The NXP ADC1005S060TS/C1:1 is a 10-bit high-speed, low-power analog-to-digital converter (ADC) designed for professional video, IF sampling, and high-speed data-acquisition applications. It delivers a maximum sampling rate of 60 MSPS with a single analog input channel, parallel CMOS/TTL-compatible digital outputs, and operates from a single 5 V supply. Housed in a 28-pin SSOP (Shrink Small Outline Package) measuring 5.30 mm body width, the device uses an external reference ladder driven by an external reference source. An ADC (Analog-to-Digital Converter) is a data-acquisition integrated circuit that converts continuous analog signals into discrete digital codes at a sampling rate determined by an external clock. Within the broader signal-chain hierarchy, an ADC sits between analog front-end conditioning (amplifiers, filters) and a downstream DSP, FPGA, or microcontroller. High-speed video-rate ADCs like the ADC1005S060 family are optimized for sub-65 MSPS conversion where 10-bit resolution is sufficient for broadcast, imaging, and instrumentation use cases. Key differentiating features include a maximum conversion rate of 60 MHz, single-channel single-ended analog input architecture, parallel output interface for easy FPGA/ASIC interfacing, and low power consumption suitable for portable or densely populated video capture cards. Digital I/O is TTL/CMOS compatible, and a low-level sine-wave clock input is also accepted for jitter-sensitive designs. The ADC1005S060TS/C1:1 uses a flash-style resistance-ladder architecture with internal track-and-hold, providing low-latency conversion suitable for real-time video digitization. The device requires an external reference source to drive the reference ladder; this allows the user to optimize the full-scale range for the application while keeping the internal core compact. Typical applications include professional video digitizers, digital oscilloscope front ends, IF/baseband sampling in communications receivers, medical imaging front ends, CCD/CIS sensor readout, and industrial machine-vision systems. Designers select this part when 10-bit resolution, 60 MSPS throughput, and a compact 28-SSOP footprint are sufficient and an external reference source is acceptable. When designing with this ADC, ensure the external reference ladder source is low-noise and well-decoupled, place bypass capacitors close to AVDD/DVDD pins, and route the parallel digital output bus away from the analog input trace to minimize digital feedthrough. The /1 tape-and-reel suffix ('/C1:1') on this part indicates the shipping format and does not change the silicon. This page synthesizes verified distributor pricing, drop-in pin-compatible alternatives, and practical PCB layout notes that are not aggregated in the manufacturer datasheet alone.

询价 联系我们
ADC10062CIWM/NOPB - 10-Bit 600ns Dual-Input ADC | Texas Instruments
ADC10062CIWM/NOPB

ADC10062CIWM/NOPB - 10-Bit 600ns Dual-Input ADC | Texas Instruments

The Texas Instruments ADC10062CIWM/NOPB is a 10-bit, 600 ns analog-to-digital converter with a 2-input analog multiplexer and integrated sample-and-hold, packaged in a 24-pin SOIC wide body. The device uses an innovative, patented multistep conversion technique that delivers sub-microsecond conversion times (600 ns typical, sub-1 us in production) while dissipating a maximum of only 235 mW from a single +5 V analog supply. It supports a maximum sampling rate of approximately 800 kSPS (single-channel) and is pin-compatible with the ADC10061 (single-channel, no mux) and the wider ADC10064 family. An ADC (analog-to-digital converter) is a mixed-signal data converter that quantizes a continuous analog input voltage into a discrete digital code suitable for digital processing. Within the power management and signal chain hierarchy, ADCs sit between analog front ends (sensor + amplifier + filter) and a digital host (microcontroller, FPGA, or DSP). Flash ADCs and multistep variants such as the ADC10062 trade bit count and latency for very high conversion speed, making them well suited to embedded data acquisition where single-digit microsecond settling is acceptable. Key features include two analog input channels with a built-in 2:1 multiplexer, an integrated track-and-hold that removes the need for an external SHA, a self-calibrating architecture that corrects linearity errors at power-up, and TTL/CMOS-compatible digital outputs. The wide SOIC-24 package (0.295 inch / 7.50 mm body width) eases hand-soldering and rework compared to narrow-body SOIC, which matters for legacy industrial designs. Technically, the multistep architecture combines the speed advantages of flash conversion with the silicon efficiency of successive-approximation designs, yielding a sub-microsecond conversion at a power budget typically reserved for slower SAR ADCs. The differential non-linearity is rated at ±0.5 LSB and the integral non-linearity at ±1 LSB, adequate for process control and instrumentation front ends. Typical applications include industrial process control loops, portable data loggers, multichannel instrumentation, and embedded system front ends where two analog signals (e.g., temperature + pressure) share one converter to reduce BOM cost and PCB area. When designing with the ADC10062CIWM/NOPB, observe the datasheet layout guidance: keep analog and digital ground planes joined only at the AGND/DGND pin pair, decouple VCC close to the supply pin with a 0.1 uF ceramic plus a larger tantalum or electrolytic bulk cap, and buffer the analog input if the source impedance exceeds the recommended 1 kohm maximum. This page synthesizes distributor stock levels, pin-compatible alternatives, and practical design notes not found in the standalone manufacturer datasheet, providing a single engineering reference for the ADC10062CIWM/NOPB.

询价 联系我们
ADC10062CIWMX - 10-Bit 800kHz 2-Input ADC | Texas Instruments
ADC10062CIWMX

ADC10062CIWMX - 10-Bit 800kHz 2-Input ADC | Texas Instruments

The Texas Instruments ADC10062CIWMX is a 10-bit, 2-input, flash-method analog-to-digital converter (ADC) housed in a 24-pin SOIC (0.295 inch / 7.50 mm wide) package, supplied on Tape & Reel. It supports a sampling rate of up to 800k samples per second and is specified over an industrial -40C to +85C (or wider) operating temperature range. NOTE per the manufacturer documentation, the ADC10061 and ADC10062 families are now obsolete and described for reference only; the part remains available through authorized and independent stock channels. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous-time, continuous-amplitude analog voltage levels into discrete-time, discrete-amplitude digital codes. The 10-bit resolution places this part in the family of medium-resolution successive-approximation and flash converters commonly used in data acquisition, instrumentation, and embedded control. Within the broader taxonomy, the ADC10062 belongs to the hierarchy: ADC -> data converter -> mixed-signal IC -> semiconductor. Flash and multistep flash architectures trade resolution headroom for conversion speed, making this part suitable for medium-bandwidth applications rather than high-precision 16-/24-bit measurement. Key features of the ADC10062CIWMX include 10-bit resolution, 2 analog input channels, 800 kHz maximum sample rate, CMOS logic-compatible digital interface, and a wide SOIC-24 industrial-grade package with gull-wing terminations. The IC uses an innovative, patented multistep conversion technique that achieves flash-class throughput while keeping the analog input structure manageable for system integration. Operating temperature and supply range are consistent with industrial-grade data-acquisition front ends. Architecturally, the multistep conversion technique divides the conversion into sub-ranges, performing coarse and fine quantization steps. This approach reduces the comparator count compared with a true full-flash converter at equivalent speed, lowering input capacitance and easing the drive requirement on the upstream op-amp or input buffer. Designers using this part typically apply an external sample-and-hold or buffer amplifier to maintain dynamic performance at full throughput. Typical applications for the ADC10062CIWMX include industrial process control front ends, portable instrumentation, vibration and waveform analysis, motor speed and position feedback, sonar/radar IF digitizing (legacy designs), and general-purpose embedded sensing where 10-bit resolution is sufficient. The dual-input configuration supports differential or multiplexed single-ended measurements in compact boards. When designing with this part, note the obsolete lifecycle status and verify long-term availability through franchised distributors or consider modern pin-compatible successors from the same ADC1006x family. This page synthesizes distributor pricing, lifecycle status, and cross-reference guidance not found in the manufacturer datasheet alone.

询价 联系我们
ADC10064CIWMX - 10-Bit 600ns 4-Input ADC with MUX | Texas Instruments
ADC10064CIWMX

ADC10064CIWMX - 10-Bit 600ns 4-Input ADC with MUX | Texas Instruments

The Texas Instruments ADC10064CIWMX is a 10-bit, 600 ns analog-to-digital converter with a 4-input analog multiplexer, on-chip sample-and-hold, and parallel output interface, housed in a 28-pin SOIC (Wide, 7.5 mm body) package. It uses a patented multi-step (sub-ranging flash) conversion architecture that delivers flash-class throughput at roughly half the die area of a true flash ADC, providing 4-channel multiplexed conversion for cost-sensitive data-acquisition systems. An analog-to-digital converter (ADC) is a mixed-signal IC that quantizes a continuous analog input voltage into a discrete digital code. The 10-bit resolution of the ADC10064CIWMX yields 1024 quantization steps; when paired with a 5 V full-scale reference, this corresponds to a least-significant bit (LSB) of approximately 4.88 mV. In the broader taxonomy, the ADC10064CIWMX belongs to the successive-approximation / multi-step sub-ranging family of ADCs, which sits between low-speed SAR converters and high-speed flash ADCs in the resolution-versus-speed spectrum. Key specifications include a 600 ns conversion time (approximately 1.6 MSPS throughput in single-channel mode), 4 single-ended analog input channels, an integrated sample-and-hold amplifier, a 0V to VREF analog input range, and a parallel digital output bus. The ADC operates from a single +5V analog supply, plus a separate digital supply pin for noise isolation, and supports both hardware and software channel selection. The device is built on a CMOS process with a proprietary multi-step* architecture. This technique divides the conversion into coarse and fine flash stages, reducing the number of comparators compared to a pure flash design. The integrated MUX eliminates the need for an external analog switch, while the sample-and-hold holds the input stable during the conversion window, allowing accurate acquisition of fast-moving signals. Typical applications include process control and instrumentation, portable data loggers, motor control feedback loops, automotive sensor interfaces (industrial grade -40C to +85C), and battery monitoring systems. The 4-channel MUX is well-suited for multi-sensor environments where several analog signals share a single ADC resource. When designing with this ADC, place 0.1 uF decoupling capacitors close to both the AVCC and DVCC supply pins and tie the AGND and DGND planes together at a single star point under the IC. Be aware that the wide-body SOIC package has a larger footprint than a TSSOP-28, so PCB area should be budgeted accordingly. This page combines distributor pricing, drop-in alternatives, and design notes that go beyond the manufacturer datasheet to accelerate your design-in.

询价 联系我们
ADC1010S065HN/C1:5 - 10-bit 65 MSPS Pipelined ADC | Renesas
ADC1010S065HN/C1:5

ADC1010S065HN/C1:5 - 10-bit 65 MSPS Pipelined ADC | Renesas

The Renesas Electronics ADC1010S065HN/C1:5 is a single-channel 10-bit pipelined Analog-to-Digital Converter (ADC) optimized for high dynamic performance and low power consumption, sampling at up to 65 Msps in a 40-pin HVQFN (6x6 mm, 0.85 mm height) plastic package compliant with MO-220 / SOT618-1 outline. An ADC (Analog-to-Digital Converter) is a data-acquisition integrated circuit that converts continuous-time analog signals into discrete digital codes, sitting at the boundary between the analog front-end and the digital signal-processing chain of an electronic system. Pipelined ADCs use a multi-stage switched-capacitor architecture with per-stage flash sub-ADCs and digital error correction to achieve high sampling rates while keeping per-stage capacitor matching requirements modest, resulting in excellent speed-to-power trade-offs. ADC1010S065HN/C1:5 belongs to the same family as 80, 105, and 125 Msps variants, sharing identical digital interfaces and pinouts across the speed ladder. Key differentiating features include a 10-bit resolution pipeline, sampling rates up to 65 Msps with output error correction that guarantees zero missing codes across the full operating range, CMOS or LVDS DDR (Double Data Rate) digital output modes for flexible host interfacing, and an industrial-grade -40C to +85C operating temperature window. Output error correction combined with carefully trimmed inter-stage residue amplifiers preserves linearity at the 65 Msps throughput without requiring user calibration. Typical applications span communications infrastructure (IF/baseband digitizers in software-defined radio and base-station receivers), industrial imaging (line-scan cameras, ultrasound front-ends, and machine-vision frame grabbers), test and measurement instrumentation (digital oscilloscopes and spectrum analyzers), and consumer video processing. The selectable CMOS or LVDS DDR output lets designers keep the digital bus local for short-haul designs or migrate to LVDS for noise-immune off-board routing. When designing with this part, place the analog input network and a low-jitter clock source close to the device; the HVQFN-40 exposed pad must be soldered to a continuous ground plane for thermal dissipation and signal-integrity performance. Verify that the output mode (CMOS parallel or LVDS DDR) and reference-decoupling network match the chosen system topology to avoid missing-codes behavior.

询价 联系我们
ADC1010S080HN/C1:5 - 10-bit 80Msps ADC, 40-HVQFN | Renesas
ADC1010S080HN/C1:5

ADC1010S080HN/C1:5 - 10-bit 80Msps ADC, 40-HVQFN | Renesas

The Renesas (formerly NXP) ADC1010S080HN/C1:5 is a single-channel 10-bit pipelined Analog-to-Digital Converter (ADC) sampling up to 80 Msps, housed in a 40-pin HVQFN (6x6 mm) package with exposed thermal pad. It delivers 62 dBFS SNR and 86 dBc SFDR with a flexible 1 Vp-p to 2 Vp-p analog input range, single 3 V supply operation, and CMOS or LVDS DDR digital outputs. An ADC (Analog-to-Digital Converter) is a semiconductor device that converts continuous analog voltage levels into discrete digital words; within the broader hierarchy, this part is a pipelined ADC -> data converter -> data acquisition IC -> signal chain IC. Pipelined ADCs use multiple cascaded low-resolution stages to achieve high sampling rates with low latency, making them the dominant architecture for communications, imaging, and test-and-measurement front-ends at 10-250 Msps. Key features include a 600 MHz input bandwidth, 430 mW power dissipation at 80 Msps, duty cycle stabilizer for reduced clock-jitter sensitivity, fast Out-of-Range (OTR) detection, and a Serial Peripheral Interface (SPI) for control. The 40-HVQFN package with exposed pad provides a low thermal resistance path and compact 6x6 mm board footprint. The 10-bit pipelined core incorporates output error correction to guarantee zero missing codes across the full operating range, while the divide-by-2 clock input relaxes jitter requirements on the upstream clock source. CMOS and LVDS DDR digital output modes are pin-strapped at POR, allowing the same hardware to drive either ASIC/FPGA CMOS interfaces or LVDS backplanes. Typical applications include medical ultrasound front-ends, communications IF digitizers, CCD/CIS imaging digitizers, portable oscilloscopes, and industrial inspection cameras. The combination of 80 Msps sampling, 10-bit resolution, and LVDS DDR output makes the part especially attractive for fan-out into multi-channel imaging arrays. Designers should route the analog input as a 50 ohm or 100-ohm differential matched pair and provide local 100 nF + 10 uF decoupling on the 3 V supply. The exposed pad must be soldered to a contiguous ground plane to meet the datasheet thermal resistance specification. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.

询价 联系我们
ADC1010S105HN/C1:5 - 10-bit 105 MSPS ADC, LVDS/CMOS | Renesas
ADC1010S105HN/C1:5

ADC1010S105HN/C1:5 - 10-bit 105 MSPS ADC, LVDS/CMOS | Renesas

The Renesas (formerly IDT) ADC1010S105HN/C1:5 is a single-channel, 10-bit pipelined analog-to-digital converter sampling at up to 105 MSPS, supplied in a 40-pin HVQFN (6x6 mm, SOT618-1) package with an exposed thermal pad. It integrates a flexible CMOS or LVDS DDR digital output interface, a duty-cycle stabilizer (DCS), a Serial Peripheral Interface (SPI) for configuration, and fast Out-of-Range (OTR) detection, all on a single 3.0 V supply with 430 mW typical dissipation at 80 MSPS. The 600 MHz input bandwidth preserves signal integrity for IF-sampled communications and high-speed instrumentation. A pipelined ADC (Analog-to-Digital Converter) is a type of high-speed data converter that processes analog samples in a cascade of low-resolution flash stages, achieving sample rates from tens to hundreds of MSPS while maintaining low latency. Pipelined ADCs sit in the hierarchy: ADC -> data converter -> mixed-signal IC -> semiconductor. They are the workhorse of communications infrastructure, radar, medical imaging, and high-speed test equipment, where successive-approximation (SAR) ADCs cannot keep up with input bandwidth. Key performance highlights of the ADC1010S105HN/C1:5 include 62 dBFS SNR, 86 dBc SFDR, a 1 Vp-p to 2 Vp-p flexible analog input range, and selectable offset binary, two's complement, or gray code output formats. A clock-input divided-by-2 mode relaxes clock-distribution jitter in board layouts, while the integrated DCS corrects for non-50% duty-cycle clocks. LVDS DDR output mode enables low-EMI, low-power data transfer to a downstream FPGA at high sample rates. The device is built on a 0.13 µm CMOS mixed-signal process with on-chip reference and sample-and-hold, eliminating external reference components. SPI programmability allows the system designer to trade output format, LVDS termination strength, and power-down modes on the fly, supporting adaptive system configurations across operating states. Typical applications include wireless base-station receive channels, radar and LiDAR signal processing, medical ultrasound front-ends, portable and benchtop oscilloscopes, spectrum analyzers, and high-speed data-acquisition cards. The wide input bandwidth also supports direct IF sampling in software-defined radio. When designing with this part, allocate a continuous ground plane beneath the HVQFN-40 exposed pad to keep theta-JA low at full 105 MSPS, and route differential clock and analog inputs with controlled 100 ohm impedance. De-couple AVDD and DVDD rails separately to avoid digital switching noise coupling into the analog front end. This page synthesizes distributor pricing, drop-in alternative MPNs, and practical design notes not found in the manufacturer datasheet, providing an at-a-glance reference for the ADC1010S105HN/C1:5.

询价 联系我们
ADC1010S125HN/C1:5 - 10-bit 125 MSPS Pipelined ADC, 40-HVQFN | Renesas
ADC1010S125HN/C1:5

ADC1010S125HN/C1:5 - 10-bit 125 MSPS Pipelined ADC, 40-HVQFN | Renesas

The Renesas Electronics ADC1010S125HN/C1:5 is a single-channel, 10-bit pipelined analog-to-digital converter sampling up to 125 MSPS, housed in a 40-pin HVQFN (6x6 mm, 0.85 mm height, MO-220 / SOT618-1) package. It accepts one analog input and delivers CMOS or LVDS DDR digital outputs, making it suitable for high-speed data acquisition where board real-estate and signal integrity matter. Industrial screening level and an operating temperature range of -40C to +85C qualify it for commercial and industrial signal chains. A pipelined ADC is a high-speed Nyquist converter that resolves each analog sample in stages using switched-capacitor gain stages and a small flash backend, enabling sample rates of tens to hundreds of MSPS with low latency per sample. Pipelined ADCs sit between successive-approximation (SAR) ADCs, which dominate sub-1 MSPS precision applications, and flash ADCs, which deliver the highest speed at much higher power and cost. The ADC1010 family implements this pipeline topology with selectable CMOS or LVDS DDR output modes, simplifying downstream FPGA or ASIC capture. Key features include 10-bit resolution at up to 125 MSPS, selectable CMOS or LVDS DDR digital outputs, a single analog input channel, and a 40-pin HVQFN exposed-pad package that provides a low thermal resistance path for continuous high-speed operation. The 0.85 mm package height keeps it compatible with standard 1 mm PCB stack-ups used in mainstream 4- to 6-layer designs. LVDS DDR output mode halves the per-pin toggle rate versus single-data-rate CMOS, easing FPGA-IO timing closure at full 125 MSPS throughput. Typical applications include medical imaging front-ends, communications baseband digitizers, portable instrumentation, and high-speed data acquisition cards. The LVDS DDR option is preferred where the ADC drives a high-FPGA-IO-count deserializer across FR4 traces, while CMOS outputs simplify lower-speed or shorter-trace interfaces. Designers should follow HVQFN PCB layout guidelines - short differential analog input traces, a solid ground plane, and the exposed pad soldered to a continuous thermal copper pour to dissipate the power associated with sustained 125 MSPS operation.

询价 联系我们
ADC1012D065HN/C1 - 10-bit 65Msps Dual ADC | NXP | 64-HVQFN
ADC1012D065HN/C1

ADC1012D065HN/C1 - 10-bit 65Msps Dual ADC | NXP | 64-HVQFN

The NXP ADC1012D065HN/C1 is a 10-bit dual-channel analog-to-digital converter with 65 Msps sampling rate per channel, housed in a 64-pin HVQFN (9x9 mm) exposed-pad package. It features simultaneous sampling of two channels, a serial SPI interface, and integrated input buffers, targeting communications and industrial multichannel data acquisition. An Analog-to-Digital Converter (ADC) is a data acquisition mixed-signal IC that samples continuous analog voltages and converts them into discrete digital codes for downstream processing. Dual ADCs like the ADC1012D065HN/C1 specifically capture two synchronized channels at full sample rate per channel, which is essential when phase or timing relationships between signals must be preserved - for example, in I/Q demodulation, three-phase power monitoring, or diversity radio receivers. In the broader taxonomy, the ADC1012D065HN/C1 sits under Data Acquisition ICs -> ADC -> High-Speed Pipeline ADC -> Mixed-Signal IC -> Semiconductor. Key performance specifications include 10-bit resolution, 65 Msps per-channel sample rate, low-latency LVDS digital outputs, internal reference option, and a 1.8V analog supply. The device supports both CMOS and LVDS output modes, with SPI for configuration of channel gain, offset calibration, and data format. Multi-device synchronization enables channel-count expansion beyond two for phased-array and MIMO use cases. The converter employs a pipelined architecture with per-stage error correction to achieve 10-bit linearity (DNL/INL) and high spurious-free dynamic range (SFDR) at high input frequencies. The exposed thermal pad and 9x9 mm body enable operation across industrial temperature ranges while keeping junction rise manageable in densely populated PCB designs. Typical applications include cellular base-station receive paths, test and measurement digitizers, medical ultrasound front-ends, and multi-axis industrial control loops. The dual-channel configuration halves PCB area versus two discrete single-channel ADCs and preserves the analog front-end matching required for accurate differential or I/Q acquisition. When designing in this part, pay close attention to analog input common-mode biasing and decoupling of the AVDD rail; the reference decoupling network must be placed within a few millimetres of the REF pins to avoid SFDR degradation at full sample rate.

询价 联系我们
ADC1012D065HN/C1:5 - 10-Bit 65MSPS Dual ADC | NXP Semiconductor
ADC1012D065HN/C1:5

ADC1012D065HN/C1:5 - 10-Bit 65MSPS Dual ADC | NXP Semiconductor

The NXP ADC1012D065HN/C1:5 is a 10-bit dual-channel pipelined analog-to-digital converter (ADC) sampling at 65 MSPS per channel (130 MSPS interleaved), housed in a 64-pin HVQFN (9x9 mm) package. The part integrates two 10-bit ADC cores that share a common reference and clock tree, making it a compact data-acquisition front-end for communications, instrumentation, and imaging systems. Its serial SPI-compliant interface reduces host-side pin count compared to parallel-output ADCs of equivalent performance. Background: a pipelined ADC is a multi-stage converter in which each stage resolves a few bits and passes the residue onward, achieving high sampling rates (>10 MSPS) while keeping per-stage comparator complexity low. Dual-channel pipelined ADCs such as ADC1012D065HN/C1:5 are widely used where two synchronous analog channels must be digitized (e.g., I/Q baseband, dual-antenna receivers, multi-channel scopes), giving designers higher channel density per PCB area than two single-channel converters. Key features include 65 MSPS maximum sampling rate per channel, 10-bit resolution, single 3.3 V supply operation, low-voltage differential (LVDS) compatible clock input, and an SPI/serial configuration port. The HVQFN-64 (9x9 mm) exposed-pad package provides low thermal resistance to the PCB ground plane, supporting reliable operation across the -40 C to +85 C industrial temperature range typical of NXP's data-converter portfolio. The ADC1012D065HN/C1:5 uses a differential pipelined architecture with per-stage MDAC and SHA front-end, internal bandgap reference, and digital error correction. Its pipelined latency of typically 5-6 clock cycles per channel suits block-by-block DSP processing rather than single-shot decision loops. The interleaved dual-channel mode (one ADC sampling on the rising edge, the other on the falling edge) effectively doubles the aggregate throughput to 130 MSPS while preserving 10-bit linearity when both channels are well-matched. Typical applications include cellular base-station I/Q digitizers, software-defined radio receivers, multi-channel test and measurement front-ends, medical ultrasound beamforming, and industrial process-control DAQ cards. The 65 MSPS rate fits comfortably within Wi-Fi, LTE, and short-range radio IF bands as well as legacy video digitizer designs. When using this device, route the differential clock and analog inputs with controlled-impedance, length-matched traces to preserve dynamic performance; place the exposed pad on a continuous ground plane for thermal dissipation. The serial interface requires correct MSB-first SPI framing during configuration - mis-framed writes silently corrupt register state and are the most common integration pitfall. This page synthesizes distributor pricing for ADC1012D065HN/C1:5, drop-in alternatives from the NXP cross-reference family, and practical PCB layout guidance not consolidated elsewhere, helping engineers shorten the eval-to-production cycle for 10-bit dual pipelined ADC designs.

询价 联系我们
ADC1012D080HN/C1 - 10-bit Dual 80MSPS ADC, LVDS, HVQFN-64 | NXP
ADC1012D080HN/C1

ADC1012D080HN/C1 - 10-bit Dual 80MSPS ADC, LVDS, HVQFN-64 | NXP

The NXP ADC1012D080HN/C1 is a 10-bit dual-channel pipelined analog-to-digital converter (ADC) sampling at up to 80 MSPS per channel, housed in a 64-pin HVQFN (9x9 mm) package with exposed thermal pad. It integrates two matched 10-bit ADC cores, an internal sample-and-hold, and an LVDS digital output interface, achieving 61 dB SNR and 84 dBc SFDR at 70 MHz input per channel. An analog-to-digital converter (ADC) is a semiconductor device that converts continuous analog voltage signals into discrete digital codes, enabling microprocessors, FPGAs, and DSPs to process real-world phenomena such as RF, audio, video, vibration, and sensor measurements. ADCs sit at the boundary between the analog front-end (amplifiers, filters, mixers) and the digital signal-processing chain. Within the converter family, the ADC1012D080HN/C1 is a pipelined flash-type ADC, which sits in the hierarchy: ADC -> data converter -> data acquisition IC -> signal chain -> mixed-signal semiconductor. Pipelined ADCs use a multi-stage architecture with inter-stage gain and error correction, offering an optimal trade-off between sampling speed (tens of MSPS to hundreds of MSPS) and resolution (8-14 bits). Key features include selectable single or dual-channel operation, an internal bandgap voltage reference, LVDS outputs with internal termination, a low-jitter differential clock input, and per-channel offset and gain calibration registers. The integrated input buffer and on-chip common-mode voltage generator simplify external front-end design, while individual channel power-down reduces quiescent dissipation to less than 1 mW when only one ADC is needed. Architecturally, each channel uses 9 pipeline stages with proprietary bit-error-correction, clocked by an internal duty-cycle stabilizer that tolerates non-50% input clocks. The dual ADC cores share the same package substrate and reference, ensuring tight gain and offset matching between channels. This matching, typically within 0.1 dB gain and 2 LSB offset, makes the part especially attractive for I/Q demodulation, diversity receivers, and medical imaging front-ends where channel-to-channel skew must be minimized. Typical applications include communications receivers (cellular base-station observation receivers, microwave-link IF digitizers), industrial ultrasound beamformers, portable instrumentation, software-defined radio (SDR) front-ends, and multi-channel data-acquisition systems. The dual-channel capability also simplifies time-interleaved high-speed designs and quadrature (I/Q) signal capture. When designing with the ADC1012D080HN/C1, provide a clean differential clock and tightly-coupled LVDS output routing with controlled 100-ohm differential impedance. Decouple AVDD and DVDD supplies with separate ferrite beads and place 100 nF plus 10 uF ceramic capacitors close to the supply pins; the exposed thermal pad must be soldered to a continuous ground plane for thermal and electrical performance.

询价 联系我们
ADC1012D080HN/C1:5 - 10-bit 80Msps Dual-Channel ADC | NXP
ADC1012D080HN/C1:5

ADC1012D080HN/C1:5 - 10-bit 80Msps Dual-Channel ADC | NXP

The NXP ADC1012D080HN/C1:5 is a dual 10-bit analog-to-digital converter sampling at up to 80 Msps per channel from a single 3 V supply. Packaged in a 64-pin HVQFN (9x9 mm) with exposed thermal pad, it is the dual-channel member of the ADC1010S pipelined ADC family. Key headline parameters include a 62 dBFS signal-to-noise ratio, 86 dBc spurious-free dynamic range, an input bandwidth of 600 MHz, and a sample rate up to 80 Msps. Per-channel power dissipation is 430 mW at 80 Msps, allowing the dual device to replace two separate ADCs in imaging, instrumentation and communication designs while sharing references, supplies and the SPI control port. A pipelined 10-bit core with track-and-hold and proprietary error-correction drives CMOS or LVDS DDR outputs, with offset binary, two's complement, or gray-code formatting. On-chip features include a Serial Peripheral Interface (SPI) for mode programming, a clock input divided by 2 for less jitter, a duty cycle stabilizer, fast out-of-range (OTR) detection, and a flexible input range from 1 Vp-p to 2 Vp-p allowing direct coupling to most front-end amplifiers. Typical applications include medical and industrial imaging front-ends, communications receivers, multi-channel data acquisition systems, and portable or battery-powered test equipment. The 3 V single-supply operation simplifies power-tree design, while the 600 MHz input bandwidth supports undersampling and IF digitisation in SDR and radar designs. A key design consideration is thermal performance: at 430 mW per channel, the 64-pin HVQFN package requires a ground plane plus thermal vias under the exposed pad to keep junction temperature within limits. Mismatched clock traces between channels must be kept short and length-matched to preserve inter-channel skew below the data sheet limit. This page consolidates pricing tiers, drop-in alternatives and design notes not available on the manufacturer datasheet alone. Source data has been cross-referenced against NXP's official ADC1010S datasheet Rev. 2 published 28 December 2010 and distributor listings as of 2026-10-12.

询价 联系我们
ADC1012D105HN/C1 - Dual 10-bit 105MSPS ADC | NXP
ADC1012D105HN/C1

ADC1012D105HN/C1 - Dual 10-bit 105MSPS ADC | NXP

The NXP ADC1012D105HN/C1 is a dual-channel 10-bit pipelined analog-to-digital converter with a sampling rate of 105 MSPS per channel, packaged in a 64-pin HVQFN (9x9 mm). It integrates two ADCs with shared reference and clock circuitry, targeting multi-standard baseband and IF digitization where simultaneous I/Q capture is required. An ADC (Analog-to-Digital Converter) is a data acquisition integrated circuit that converts continuous analog input voltages into discrete digital codes. Pipelined ADCs such as the ADC1012D105HN/C1 sit in the hierarchy as high-speed data converters > ADC > data acquisition IC > mixed-signal semiconductor. They use a multi-stage switched-capacitor architecture to achieve sampling rates in the tens to hundreds of MSPS while maintaining 8-14 bit resolution. Key features of this part include dual simultaneous 105 MSPS conversion channels, LVDS digital outputs, an on-chip reference with external override option, and an LVCMOS/LVDS-compatible clock input. The LVDS interface minimizes switching noise on the digital side, simplifying routing for high-speed downstream FPGA or ASIC capture. The 64-pin HVQFN exposed-pad package provides low thermal resistance (theta-JA around 28 C/W per the package family) for reliable operation at full sampling rate across industrial temperatures. Architecturally, the device uses nine pipeline stages with per-stage 1.5-bit sub-ADC redundancy for digital error correction. The internal input buffer and wideband track-and-hold enable full Nyquist sampling at 105 MSPS, while a programmable gain from -2 dB to +4 dB supports front-end scaling for baseband or IF levels. The integrated reference ladder can be bypassed to use an external 1.2 V reference for tighter gain accuracy. Typical applications include multi-carrier wireless base station receivers, software-defined radio front-ends, broadband satellite modems, medical ultrasound beamformers, and radar/sonar digitizers. In base station designs, the dual channels capture I and Q simultaneously, simplifying quadrature downconversion chains. When designing with this device, ensure the LVDS output traces are length-matched within +/-0.5 mm and terminated with 100 ohm differential impedance. Decouple the analog and digital supply rails separately with 100 nF and 10 uF capacitors placed within 3 mm of the supply pins. Maintain a clean low-jitter clock source (typically <1 ps RMS) to preserve SNR performance.

询价 联系我们
ADC1012D105HN/C1:5 - 10-bit 105MSPS Dual-Channel ADC | NXP
ADC1012D105HN/C1:5

ADC1012D105HN/C1:5 - 10-bit 105MSPS Dual-Channel ADC | NXP

The NXP ADC1012D105HN/C1:5 is a 10-bit dual-channel pipelined analog-to-digital converter (ADC) that samples at up to 105 MSPS, housed in a 64-pin HVQFN (9x9 mm) package. It delivers 10-bit resolution at 105 MSPS single-channel or 80 MSPS per channel in dual interleaved mode, combining a precision sample-and-hold front end with on-chip input buffers and an internal reference. The HVQFN package exposes a thermal pad, enabling reliable operation at the device's full 720 mW (typical) power dissipation. A pipelined ADC is a high-speed data converter architecture that resolves each conversion across multiple cascaded low-resolution stages, trading latency for throughput. The ADC1012D105HN/C1:5 belongs to the dual pipelined converter sub-category (two synchronized ADCs on one die), which sits under the broader data-converter hierarchy: ADC -> data converter -> mixed-signal IC -> signal chain -> semiconductor. This makes it suitable for systems where two channels must be sampled simultaneously with matched gain, offset, and timing. Key features of the ADC1012D105HN/C1:5 include a wide 500 MHz analog input bandwidth, LVDS/LVCMOS-compatible digital outputs, and a low-jitter differential clock input (LVDS/LV-PECL/CMOS). The device operates from a single 3.0 V to 3.6 V analog supply plus a 1.7 V to 3.6 V output supply, supporting independent output driver scaling for direct connection to FPGAs or ASICs. Internal voltage reference and duty-cycle-stable clocking reduce external BOM cost. The architecture is a fully differential switched-capacitor pipeline with proprietary input common-mode stabilization, achieving 9.8 ENOB at 30 MHz input and an SNR of 60.4 dBFS under typical conditions. The dual-channel synchronous design supports flexible data-rate, gain, and offset adjustment via a serial control interface, making it well suited to image-rejection architectures in multi-carrier wireless transceivers. Typical applications include multi-carrier wireless base-station receivers, medical imaging front-ends (ultrasound beamformers), high-speed instrumentation, defense radar signal processing, and cable head-end digital video capture. Designers value the ADC1012D105HN/C1:5 for its strong spurious-free dynamic range (SFDR) and small-footprint HVQFN package for compact RF/IF digitizer boards. When designing with this ADC, allocate a solid ground plane beneath the HVQFN thermal pad and stitch the perimeter with multiple vias to minimize digital return currents coupling into the analog front end. Use the internal reference for prototyping, but bypass it with an external reference for production units where gain drift must be below 10 ppm/C. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on DigiKey, Mouser, or the NXP datasheet alone.

询价 联系我们
ADC1012D125HN/C1 - 10-bit 125MSPS Dual ADC | NXP
ADC1012D125HN/C1

ADC1012D125HN/C1 - 10-bit 125MSPS Dual ADC | NXP

The NXP ADC1012D125HN/C1 is a 10-bit dual-channel pipelined analog-to-digital converter sampling at 125 MSPS per channel, housed in a 64-pin HVQFN (9x9 mm, SOT804-3) package with exposed thermal pad. It supports dual-edge sampling modes and is designed for high-speed data acquisition in communications and imaging systems. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that converts continuous analog voltage signals into discrete digital codes for processing by microcontrollers, FPGAs, or DSPs. Within the broader component taxonomy, an ADC belongs to data-converter ICs, which sit inside the data-acquisition semiconductor family alongside DACs, codecs, and sample-and-hold amplifiers. Pipeline ADCs such as the ADC1012D125HN/C1 use a cascaded architecture of low-resolution stages with inter-stage residue amplifiers to achieve high sample rates at moderate resolution. Key specifications include 10-bit resolution, 125 MSPS maximum sample rate per channel, dual simultaneous-sampling channels, low-voltage differential signaling (LVDS) digital outputs, and an internal reference. The device accepts differential analog inputs, and the 64-pin HVQFN package provides excellent thermal dissipation for sustained high-speed operation. Operating temperature range is -40 C to +85 C industrial. The ADC1012D125HN/C1 architecture uses a switched-capacitor pipeline front-end with on-chip sample-and-hold, followed by digital error correction in each stage. LVDS-compatible outputs reduce EMI in high-speed digital buses. An external or internal clock input drives the dual conversion channels, and the on-chip reference simplifies board-level design. Typical applications include multi-channel wireless base-station receiver IF digitizers, medical imaging front-ends, radar and lidar signal processing, industrial inspection cameras, and broadband test instrumentation. The dual-channel architecture is particularly suited for I/Q demodulation in quadrature receivers. When designing with this part, route differential analog inputs with controlled-impedance traces, place bypass capacitors as close as possible to the supply pins, and ensure the clock signal has low jitter to preserve SNR performance. Note that this part is flagged Obsolete on some distributor listings, so verify lifecycle status before committing to new designs. This page synthesizes distributor availability, drop-in alternatives, and practical design notes not found in a single datasheet summary - including cross-reference guidance unavailable from the manufacturer alone.

询价 联系我们
ADC1012D125HN/C1:5 - 10-Bit 125MSPS Dual ADC, HVQFN-64 | NXP
ADC1012D125HN/C1:5

ADC1012D125HN/C1:5 - 10-Bit 125MSPS Dual ADC, HVQFN-64 | NXP

The NXP ADC1012D125HN/C1:5 is a 10-bit dual-channel pipelined analog-to-digital converter sampling at up to 125 MSPS per channel, packaged in a 64-pin HVQFN (9x9 mm, SOT804-3) with exposed thermal pad. The dual ADC core features independent conversion stages that can be interleaved for higher effective throughput, supporting demanding multi-channel baseband and IF sampling tasks. The 1:5 designator denotes tape-and-reel packaging of 500 units per reel. An ADC (Analog-to-Digital Converter) is a data-acquisition integrated circuit that samples continuous analog signals and produces discrete digital codes at a defined sample rate. Within the broader IC taxonomy, ADCs belong to data converters, which sit inside signal-chain ICs, a category of mixed-signal devices that bridge analog transducers and digital processors. Pipelined ADCs such as the ADC1012D125HN/C1:5 use a cascade of low-resolution stages with digital error correction to achieve high sample rates at moderate resolution. Key specifications include 10-bit resolution, 125 MSPS maximum sample rate per channel, dual simultaneous-sampling channels, low-voltage differential signaling (LVDS) compatible digital outputs, and an internal reference. The converter operates from a single 3.3 V analog supply and a separate 3.3 V or 1.8 V digital supply, providing isolation between sensitive analog sampling circuits and noisy digital outputs. Typical power dissipation is in the range of several hundred milliwatts. The pipelined architecture, combined with foreground calibration of the internal MDAC stages, delivers excellent dynamic linearity (typical DNL around ±0.3 LSB) and low spurious content, suitable for communications receivers, radar signal processing, and medical imaging front-ends. Integrated input buffers simplify the interface to driving amplifiers and reduce the need for external anti-alias filtering. Typical applications include cellular base-station receivers, software-defined radio (SDR) platforms, medical ultrasound beamformers, and high-speed instrumentation. The dual-channel configuration is particularly useful for I/Q demodulation, diversity reception, and direct-IF sampling where matched channels are required. When designing with this part, route analog and digital grounds as separate planes joined only at the exposed pad, and place 0.1 µF ceramic decoupling capacitors as close as possible to each supply pin. Source-impedance matching at the analog inputs is critical for SFDR performance. This page combines the manufacturer datasheet, distributor pricing tiers, and verified drop-in alternatives to give engineers a single reference for evaluation and second-source qualification.

询价 联系我们