EP20K200CB356C7N vs EP20K200CB356C8N 对比

详细并排对比 EP20K200CB356C7N 出自 Intel 和 EP20K200CB356C8N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP20K200CB356C7N EP20K200CB356C8N
品牌 Intel Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $92.00 $56.40
Family APEX 20KC APEX 20KC
Series EP20K200 EP20K200
System Gates 200,000 200,000
Logic Elements / Cells 8,320 —
Maximum Operating Frequency 3571.6 MHz (internal equivalent) —
Propagation Delay 1.48 ns —
User I/Os 263 —
Input Terminals 267 —
Supply Voltage (Nominal) 1.8 V —
Process Technology 0.15 um CMOS 0.15 um CMOS
工作温度 0C to +85C (Commercial) —
封装 356-ball PBGA (S-PBGA) 356-ball LBGA
安装类型 Surface Mount —
Embedded Memory ESBs (dual-port RAM/ROM/FIFO) —
Clock Management PLL with up to 4 outputs —
JTAG Support Yes (IEEE 1149.1) —
In-System Programmable Yes —
RoHS 状态 unknown [DATA_NEEDED: RoHS compliance]
Device Type — SRAM-based LUT FPGA
Logic Elements (Cells) — 8,320
Maximum Internal Frequency — 301.21 MHz
Propagation Delay (tpd) — 1.78 ns
Nominal Core Supply Voltage — 1.8 V
Core Supply Voltage Range — 1.71 V to 1.89 V
Number of User I/O Pins — 263
Number of Dedicated Inputs — 4
Total Macrocells / Output Functions — 263
Embedded Memory Bits — 106,496 bits
Number of PLLs — 4
MultiVolt I/O Support — 1.5 V / 1.8 V / 2.5 V / 3.3 V
Differential Signaling — LVDS
Configuration Interface — Serial / JTAG (IEEE 1149.1)
Operating Temperature (commercial "C") — 0 C to +85 C (TJ)
Terminal Finish ("N") — Lead-free / Pb-free
湿敏等级(MSL) — [DATA_NEEDED: MSL rating]

数据手册与资源

浏览全部产品 创建 BOM 获取报价