EP2A40B724CP vs EP2A40B724I-9 对比

详细并排对比 EP2A40B724CP 出自 Altera 和 EP2A40B724I-9 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP2A40B724CP EP2A40B724I-9
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 不推荐新设计
库存状态 有库存 有库存
单价(USD) $71.00 $605.00
Family APEX II APEX II
Logic Elements 40,000 40,000 (typical)
Embedded Memory Bits 655,360 bits 655360
LAB/IO Rows 540 —
Effective Logic Capacity 38400 LE —
Device Type FPGA (SRAM-based) —
Core Voltage 1.5 V 1.5 V (typical APEX II)
封装 724-ball FineLine BGA (FBGA) 724-ball FCBGA / FineLine BGA
I/O Standards LVTTL, LVCMOS, LVDS, PCI, HSTL, LVPECL —
Configuration SRAM-based, JTAG, in-system programmable —
PLL Count [DATA_NEEDED: PLL count] —
Embedded Multipliers [DATA_NEEDED: multiplier count] —
工作温度 0C to +85C (commercial) —
RoHS 状态 [DATA_NEEDED: RoHS status] [DATA_NEEDED: rohs status]
安装类型 Surface Mount (BGA) —
MSL 等级 [DATA_NEEDED: MSL level] [DATA_NEEDED: msl level]
Logic Cells — 38400
Maximum User I/O — 540 (per EP2A40B724 family)
Package Code — B724
Temperature Grade — Industrial ('I' suffix)
工作结温 — -40 C to +100 C (industrial)
Speed Grade — -9 (per APEX II speed bin)
Peak Reflow Temperature — 220 C
I/O Standards Supported — LVTTL, LVCMOS, PCI, SSTL
Configuration Interface — JTAG, Passive Serial
PLL — On-chip (per APEX II architecture)

数据手册与资源

浏览全部产品 创建 BOM 获取报价