EPC2TC32UCF48 vs EPC2TC32U 对比

详细并排对比 EPC2TC32UCF48 出自 Intel 和 EPC2TC32U 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPC2TC32UCF48 EPC2TC32U
品牌 Intel Altera
分类 Memory ICs FPGA & CPLD
生命周期状态 不推荐新设计 不推荐新设计
库存状态 有库存 有库存
单价(USD) $10.85 $5.85
存储器类型 Non-volatile configuration PROM (CMOS Flash-based) —
Memory Density 1.6 Mbit (1.6 Mb / 32 Mbit raw) —
Memory Configuration Serial configuration bitstream storage —
Supply Voltage (VCC) 3.0 V to 3.6 V (3.3 V typical) —
Supply Voltage (VCCIO) 1.8 V / 2.5 V / 3.3 V (bank-level) —
Output Drive Current (VCCIO) [DATA_NEEDED: IOH/IOL at 3.3 V VCCIO] —
Programming Interface IEEE Std. 1149.1 JTAG (in-system programmable) —
Configuration Interface Altera serial PROM interface (DCLK, DATA, nCONFIG, nSTATUS, CONF_DONE) Altera Passive Serial (DCLK / DATA0 / nCONFIG / nSTATUS / CONF_DONE)
Supported Configuration Modes FPP, AS, PS, JTAG (mode dependent on target FPGA MSEL pins) —
Daisy Chain Support Yes (multi-device cascade for >16 Mbit FPGAs) —
Maximum Cascaded Capacity Up to 16 Mbit total across chain —
工作温度 0C to +70C (commercial) -40 C to +85 C
封装 48-pin TQFP (7x7 mm) 32-pin QFP (CAF48, lead-free)
安装类型 Surface Mount Surface Mount
MSL 等级 [DATA_NEEDED: MSL rating] [DATA_NEEDED: MSL level]
RoHS 状态 [DATA_NEEDED: confirm RoHS compliance] Compliant (lead-free / RoHS per distributor data)
Lead Free [DATA_NEEDED: confirm lead-free] —
功能 — Serial Configuration Device for SRAM-based LUT FPGAs
存储容量 — 1.6 Mbit
JTAG Support — Yes (IEEE 1149.1 boundary-scan, ISP)
电源电压 — 3.0 V to 3.6 V or 4.75 V to 5.25 V
Lead-Free Finish — Yes (U suffix)
Supported FPGA Families — Altera Stratix, Cyclone, APEX, ACEX, Mercury, Excalibur
Configuration Mode — Passive Serial (PS), JTAG
Configuration Time — [DATA_NEEDED: typical configuration time]
Programming Cycles — [DATA_NEEDED: minimum program/erase cycles]
Data Retention — [DATA_NEEDED: minimum data retention years]

数据手册与资源

浏览全部产品 创建 BOM 获取报价