EPM3128ATC100-5 vs EPM3128ATC100-10NS 对比

详细并排对比 EPM3128ATC100-5 出自 Intel 和 EPM3128ATC100-10NS 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM3128ATC100-5 EPM3128ATC100-10NS
品牌 Intel Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $15.43 $6.50
Series MAX 3000A —
Family CPLD - MAX 3000A MAX 3000A
Macrocells 128 —
Usable Gates 2,500 —
User I/Os 80 80
Dedicated Inputs 4 —
Pin-to-Pin Delay (tpd) 5 ns (commercial); 7.5 ns —
Maximum Frequency (fCNT) 192.3 MHz —
Supply Voltage (VCCINT/VCCIO) 3.3 V —
Output Drive Voltage 2.5 V or 3.3 V (programmable) —
Input Tolerance 2.5 V, 3.3 V, 5.0 V tolerant —
Program Memory Type EEPROM —
In-System Programmability Yes, IEEE Std. 1532 compliant —
JTAG Boundary Scan Yes, IEEE Std. 1149.1 —
工作温度 0 °C to 70 °C (Commercial) [DATA_NEEDED: operating temperature range]
封装 100-pin TQFP (Fine Line) TQFP-100
安装类型 Surface Mount Surface Mount
Logic Family CMOS —
RoHS 状态 [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS compliance status]
Process Technology CMOS EEPROM —
Device Type — CPLD (Complex Programmable Logic Device)
Macro Cells — 128
引脚数量 — 100
Pin-to-Pin Logic Delay (tPD) — 10 ns
Counter Frequency (fCNT) — up to 227.3 MHz
Supply Voltage - Core (VCCINT) — 3.3 V
Supply Voltage - I/O (VCCIO) — 3.3 V or 2.5 V (5.0 V-tolerant inputs)
Logic-Level Compatibility — 5.0 V, 3.3 V, 2.5 V
Programmability — In-system (ISP), IEEE Std. 1532
Boundary Scan — IEEE 1149.1 JTAG
Configuration Memory — EEPROM (non-volatile)
Lead-Free — [DATA_NEEDED: lead-free status]

数据手册与资源

浏览全部产品 创建 BOM 获取报价