EPM3256AFC256-7 vs EPM3256ATC144-7 对比

详细并排对比 EPM3256AFC256-7 出自 Altera 和 EPM3256ATC144-7 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM3256AFC256-7 EPM3256ATC144-7
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $12.10 $17.06
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) —
Macro Cells 256 —
Logic Array Blocks (LABs) 16 —
Usable Gates 10,000 —
User I/Os 161 116
Pin-to-Pin Logic Delay 4.5 ns (max) —
Counter Frequency 227.3 MHz (max) —
Propagation Delay (tpd) 10 ns —
Core Voltage 3.3 V —
I/O Compatibility 5.0 V / 3.3 V / 2.5 V (MultiVolt I/O) —
Process Technology CMOS EEPROM, 0.30 µm —
In-System Programmability IEEE Std. 1532-compliant 3.3-V ISP —
Boundary-Scan Test JTAG (IEEE 1149.1) —
封装 FBGA-256 (FineLine BGA), 256 balls TQFP-144 (LFQFP, gull-wing)
工作温度 0 °C to 70 °C (Commercial) 0C to +70C (Commercial)
Speed Grade -7 -7
RoHS 状态 [DATA_NEEDED: RoHS compliance status] —
Macrocells — 256
Logic Elements / Gates — 600 to 10,000 usable gates
Propagation Delay (tPD) — 7.5 ns
Counter Frequency (fCNT) — 227.3 MHz
Supply Voltage - Core (VCCINT) — 3.3 V
Supply Voltage - I/O (VCCIO) — 2.5 V / 3.3 V / 5.0 V
In-System Programming — IEEE Std. 1532 compliant, 3.3 V ISP
引脚数量 — 144
安装类型 — Surface Mount
PCI Compliance — PCI Local Bus Specification Revision 2.2 (speed grades -4 to -10)
JTAG Support — IEEE Std. 1149.1 boundary-scan

数据手册与资源

浏览全部产品 创建 BOM 获取报价