EPM3256ATI144-7N vs EPM3256ATC144-7 对比

详细并排对比 EPM3256ATI144-7N 出自 Altera 和 EPM3256ATC144-7 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM3256ATI144-7N EPM3256ATC144-7
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $10.95 $17.06
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 256 256
Usable Gates 5,000 —
Logic Array Blocks (LABs) 16 —
Maximum User I/O Pins 116 —
Propagation Delay (tPD) 7.5 ns (typical) 7.5 ns
Maximum Internal Frequency 126.6 MHz —
Core Supply Voltage (VCCINT) 3.3 V —
I/O Supply Voltage (VCCIO) 3.3 V or 2.5 V —
MultiVolt I/O Logic Levels 5.0 V / 3.3 V / 2.5 V —
Programming Technology EEPROM (in-system programmable) —
JTAG / ISP IEEE Std. 1532 compliant —
Boundary Scan IEEE Std. 1149.1 (JTAG) —
Hot-Socketing Support Yes —
封装 TQFP-144 (20 x 20 mm, 0.5 mm pitch) TQFP-144 (LFQFP, gull-wing)
工作温度 -40C to +85C (industrial) 0C to +70C (Commercial)
RoHS 状态 Compliant (lead-free) —
User I/Os — 116
Logic Elements / Gates — 600 to 10,000 usable gates
Counter Frequency (fCNT) — 227.3 MHz
Speed Grade — -7
Supply Voltage - Core (VCCINT) — 3.3 V
Supply Voltage - I/O (VCCIO) — 2.5 V / 3.3 V / 5.0 V
In-System Programming — IEEE Std. 1532 compliant, 3.3 V ISP
引脚数量 — 144
安装类型 — Surface Mount
PCI Compliance — PCI Local Bus Specification Revision 2.2 (speed grades -4 to -10)
JTAG Support — IEEE Std. 1149.1 boundary-scan

数据手册与资源

浏览全部产品 创建 BOM 获取报价