EPM5130WC-1AA vs EPM5130WC-2 对比

详细并排对比 EPM5130WC-1AA 出自 Altera 和 EPM5130WC-2 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM5130WC-1AA EPM5130WC-2
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $54.25 $62.00
Device Family MAX 5000 MAX 5000
Macrocell Count 128 128
Number of Logic Array Blocks 8 (typical for MAX 5130) —
Propagation Delay (tPD, max) 40 ns —
Maximum Toggle Frequency (fCNT) 50 MHz —
Maximum Clock Frequency (fMAX) [DATA_NEEDED: fMAX exact value] —
Dedicated Inputs 19 19
I/O Pins 48 —
Total Inputs (incl. I/O feedback) 68 —
Total Outputs 48 —
Process Technology 5 V CMOS, UV-erasable CMOS
封装 Windowed Ceramic WQFP (AA suffix) —
工作温度 [DATA_NEEDED: commercial or industrial temp grade] 0 °C to 70 °C (Commercial)
Supply Voltage (VCC) 5 V nominal 4.75 V to 5.25 V
Programming Method UV erase + EPROM programming —
RoHS 状态 unknown (legacy package, likely non-compliant) [DATA_NEEDED: RoHS status]
Logic-to-Pin Ratio Highest in-class per Altera marketing literature —
Product Type — UV-Erasable PLD (CPLD)
Propagation Delay (tPD) — 45 ns
User I/O Lines — 48
Total Inputs (I/O + dedicated) — 68
Package Type — 100-terminal Ceramic CQFP (R-CQFP-G100), windowed, gull-wing
Terminal Pitch — 0.650 mm
安装类型 — Surface Mount
Configuration Memory — UV-erasable CMOS EEPROM cells
Speed Grade — -2 (45 ns)
Lead-Free — [DATA_NEEDED: lead-free status]
Logic Elements — AND/OR array with programmable macrocell register

数据手册与资源

浏览全部产品 创建 BOM 获取报价