EPM7160SQC160-10N vs EPM7160SQC160-6 对比

详细并排对比 EPM7160SQC160-10N 出自 Intel 和 EPM7160SQC160-6 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM7160SQC160-10N EPM7160SQC160-6
品牌 Intel Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 不推荐新设计 Obsolete
库存状态 有库存 有库存
单价(USD) $8.10 $5.45
Family MAX 7000S —
Macro Cells 160 —
Usable Gates 3,200 —
Logic Elements / Blocks 10 Logic Array Blocks (LABs) —
User I/O Pins 104 —
Pin-to-Pin Delay (tPD) 10 ns —
Maximum Internal Frequency 167 MHz 167 MHz
Counter Speed (fCNT) 100 MHz —
Supply Voltage (VCCINT) 5.0 V 4.75 V to 5.25 V (nominal 5 V)
In-System Programmability Yes (JTAG IEEE 1149.1) —
工作温度 0 C to 70 C (Commercial) 0 C to 70 C (commercial)
封装 PQFP-160 (SQC) 31.2 x 31.2 mm 160-pin PQFP (Plastic Quad Flat Pack), 28x28 mm body
安装类型 Surface Mount Surface Mount
RoHS 状态 Non-Compliant (Pb-bearing PQFP) —
Memory Technology EEPROM —
Series — MAX 7000S
Product Type — CPLD (Complex Programmable Logic Device)
Programmable Type — In System Programmable (ISP), EEPROM-based
Number of Macrocells — 160
Number of Logic Elements/Blocks — 10 LABs (Logic Array Blocks)
Number of Usable Gates — 3,200
Number of I/O Pins — 104
Propagation Delay (tpd) — 6 ns (max, pin-to-pin)
Logic Family — CMOS, TTL-compatible I/O
Program/Erase Endurance — 100 cycles (EEPROM)
JTAG / Boundary Scan — IEEE Std 1149.1 compliant
Dedicated Input Pins — 4 (GCLK1, GCLRn, OE1, OE2/GCLK2)

数据手册与资源

浏览全部产品 创建 BOM 获取报价