EP1M350F780C5ES vs EP1M350F780C8 Comparison

Detailed side-by-side comparison of EP1M350F780C5ES by Altera and EP1M350F780C8 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP1M350F780C5ES EP1M350F780C8
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $142.00 $175.00
Family Mercury (EP1M) β€”
Logic Elements / Cells 14,400 β€”
Equivalent System Gates 350,000 β€”
Core Voltage (VCCINT) 1.71 V to 1.89 V (1.8 V nominal) β€”
Transceivers Integrated high-speed SERDES with CDR β€”
Transceiver Data Rate Up to 1.25 Gbps per channel β€”
I/O Voltage Banks Multiple, supporting mixed-voltage interfaces β€”
Package 780-pin FC-FBGA (Flip-Chip BGA) 780-ball FineLine BGA
Package Dimensions 29 mm x 29 mm β€”
Mounting Type Surface Mount (BGA) Surface Mount (BGA)
Operating Temperature 0C to +85C (commercial) 0C to +85C (commercial)
Architecture LUT-based with embedded CDR transceivers β€”
Compliance RoHS (per distributor listing; status: unknown) β€”
Lead-Free yes β€”
MSL Level [DATA_NEEDED: MSL rating] [DATA_NEEDED: MSL rating]
Device Family β€” Altera APEX Mercury (EP1M)
Typical Gates β€” 350,000
Maximum Logic Elements (LEs) β€” 12,160
Embedded RAM Blocks β€” 4 dual-port RAM blocks
Speed Grade β€” C8 (commercial, speed bin 8)
Supply Voltage (Core) β€” [DATA_NEEDED: core Vcc]
I/O Standards Supported β€” LVTTL, LVCMOS, PCI, SSTL, LVDS (up to 20 standards)
Global Clock Networks β€” 8
Configuration Interface β€” IEEE 1532 / passive serial / JTAG
Maximum User I/O β€” [DATA_NEEDED: user I/O count]
In-System Programmability β€” Yes (ISP via JTAG)
RoHS Status β€” unknown (legacy device)

Datasheets & Resources

Browse All Products Create BOM Request Quote