EP1SGX25CF672C6N vs EP1SGX25DF67216 Comparison

Detailed side-by-side comparison of EP1SGX25CF672C6N by Intel and EP1SGX25DF67216 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP1SGX25CF672C6N EP1SGX25DF67216
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $210.00 $198.00
Family Stratix GX Stratix GX
Logic Elements 25,660 25,660
Configurable Logic Blocks (CLBs) 2,852 β€”
Logic Array Blocks (LABs) 2,566 β€”
Embedded Memory (bits) 1,944,576 β€”
Maximum User I/O 455 β€”
Process Technology 130 nm CMOS β€”
Core Voltage (VCCINT) 1.5 V β€”
Speed Grade -6 (commercial) β€”
Operating Temperature 0 Β°C to +85 Β°C Industrial, -40C to +100C (I-suffix family)
Package 672-ball FBGA (FineLine BGA) 672-ball FineLine BGA (DF672)
Package Size 27 x 27 mm β€”
Ball Pitch 1.0 mm β€”
Mounting Type Surface Mount Surface Mount (BGA)
RoHS Status Compliant Lead-free / RoHS compliant (per Altera product family documentation)
Lead-Free Yes β€”
Total RAM Bits β€” 1,944,576
Embedded Multipliers (18x18) β€” [DATA_NEEDED: 18x18 multiplier count]
Number of PLLs β€” 4
Number of Transceiver Channels β€” 8 (4 in each of 2 banks)
Max Transceiver Data Rate β€” 3.1875 Gbps per channel
Min Transceiver Data Rate β€” 500 Mbps
Core Supply Voltage β€” 1.5 V
Auxiliary Supply Voltage β€” 3.3 V
I/O Supply Voltage β€” 1.5 V / 1.8 V / 2.5 V / 3.3 V (per bank)
Maximum User I/O Pins β€” [DATA_NEEDED: user I/O count for DF672 package]
On-Die Termination β€” Yes, 100-ohm differential
Pre-emphasis / Equalization β€” Programmable (transmitter pre-emphasis; receiver adaptive equalization)
Configuration Schemes β€” Passive serial, fast passive parallel, JTAG, Altera enhanced configuration

Datasheets & Resources

Browse All Products Create BOM Request Quote