EP20K100QC240-2 vs EP20K100QC240-3 Comparison

Detailed side-by-side comparison of EP20K100QC240-2 by Altera and EP20K100QC240-3 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EP20K100QC240-3 EP20K100QC240-3 - 189 I/O APEX-20K FPGA | Altera

EP20K100QC240-3 - 189 I/O APEX-20K FPGA | Altera

EP20K100QC240-3 ✓ Active

Specification Comparison

Parameter EP20K100QC240-2 EP20K100QC240-3
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status NRND Active
Series APEX-20K —
Device Type Field Programmable Gate Array (FPGA) —
Number of Logic Elements/Cells 4160 —
Number of LABs/CLBs 416 —
Number of User I/Os 189 —
Total RAM Bits 53248 53248 bits
Typical Gate Count 100000 263000 gates
Maximum System Gates 263000 —
Operating Supply Voltage 2.375 V to 2.625 V (2.5 V nominal) —
Operating Temperature Range 0°C to 85°C (TJ) 0 °C to +85 °C (commercial)
Maximum Internal Frequency 200 MHz —
Propagation Delay 3 ns [DATA_NEEDED: propagation delay timing table]
Package / Case 240-BFQFP (PQFP-240) —
Number of Pins / Terminals 240 —
Terminal Pitch 0.5 mm —
Mounting Type Surface Mount Surface Mount
Technology / Process CMOS, 0.22 µm —
Speed Grade -2 -3
RoHS Status Unknown —
Manufacturer — Altera
FPGA Family — APEX-20K
Number of Logic Elements — 4160 cells
Number of User I/O — 189
Core Supply Voltage — 2.5 V
Maximum Clock Frequency — 167 MHz (family rating)
Technology Process — 0.22 um
Package Type — 240-BFQFP
Number of Pins — 240
Supported I/O Standards — [DATA_NEEDED: supported I/O standards]
Configuration / JTAG Interface — [DATA_NEEDED: configuration and JTAG interface details]
RoHS Compliance — [DATA_NEEDED: RoHS compliance for non-N version]

Datasheets & Resources

Browse All Products Create BOM Request Quote