EP910DM-40 vs EP910ILC-25 Comparison
Detailed side-by-side comparison of EP910DM-40 by Altera and EP910ILC-25 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EP910DM-40 | EP910ILC-25 |
|---|---|---|
| Brand | Altera | Intel |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $21.00 | $9.95 |
| Product Type | UV Erasable Programmable Logic Device (EPLD) | β |
| Family | Altera Classic EP910 | EP910 Classic EPLD |
| Architecture | PAL-type AND/OR with global programmable interconnect bus | β |
| Macrocells | 24 | 24 |
| Dedicated Inputs | 36 | β |
| Dedicated Outputs | 24 | β |
| Bidirectional I/O Lines | 24 | β |
| Product Terms | 240 | β |
| Propagation Delay (tPD) | 40 ns | 25 ns |
| External Clocks | 2 | β |
| Process Technology | CMOS | β |
| Package | 40-pin Ceramic DIP (Cerdip) with UV window | 44-pin JLCC (windowed ceramic) |
| Mounting Type | Through-Hole (DIP) | Surface Mount |
| Operating Temperature | [DATA_NEEDED: operating temperature range] | -40C to +85C (industrial) |
| Supply Voltage | 5 V | 5 V |
| RoHS Status | [DATA_NEEDED: RoHS compliance status] | non_compliant (ceramic windowed package) |
| Programming Interface | JEDEC-standard fuse-map / UV erasure | β |
| User I/O Pins | β | 36 |
| Internal Frequency (fMAX) | β | [DATA_NEEDED: fMAX rating] |
| Logic Blocks | β | Sum-of-products AND/OR array |
| Technology | β | CMOS EPROM (UV-erasable) |
| Configuration Memory | β | Non-volatile EPROM (windowed ceramic) |
| Development Tool | β | Altera MAX+PLUS II (legacy) |
| Lifecycle Status | β | Obsolete - last time buy was late 1990s |