EPC8QI100N vs EPC8QC100DM Comparison

Detailed side-by-side comparison of EPC8QI100N by Altera and EPC8QC100DM by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPC8QI100N EPC8QC100DM
Brand Altera Intel
Category EEPROM EEPROM
Lifecycle Status Nrnd Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $16.90 $17.10
Manufacturer Altera (Intel) β€”
Part Family EPC8 (Enhanced Configuration) β€”
Device Type Configuration PROM for SRAM-based FPGAs β€”
Memory Size 8 Mbit (8,388,608 bits) 8 Mb (1 MB)
Programmable Type In System Programmable (Flash) β€”
Configuration Interface Altera serial (4-wire: DATA, DCLK, nCS, nINIT_CONF) β€”
Maximum Configuration Clock 50 MHz β€”
On-Chip Decompression Yes (Altera compression algorithm) β€”
Supply Voltage (VCC) 3.0 V to 3.6 V 3.0 V to 3.6 V (3.3 V typical)
Operating Temperature -40 Β°C to +85 Β°C (Industrial) -40 C to +85 C (industrial / DM suffix)
Package 100-PQFP / 100-BQFP (20 x 14 mm) 100-PQFP (20 x 14 mm)
Pin Count 100 β€”
Mounting Type Surface Mount Surface Mount
Lead-Free / RoHS Yes (per distributor listings) β€”
JTAG (IEEE 1149.1) ISP Supported β€”
Multi-Device Daisy-Chain Supported β€”
Target FPGA Families ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, Stratix II GX β€”
Packaging Tray β€”
Memory Type β€” Non-volatile configuration PROM
Interface β€” Serial (Passive Serial / Passive Parallel Synchronous / Active Serial)
Maximum DCLK Frequency β€” 40 MHz
In-System Programming β€” Yes (IEEE 1149.1 / IEEE 1532 JTAG)
Cascade Support β€” Yes - two EPC8 devices for 16 Mb
MSL Level β€” 1 (Unlimited)
RoHS Status β€” Compliant
Lead-Free / Halogen-Free β€” Lead-free (per supplier); halogen status not in datasheet excerpt
Compatible FPGA Families β€” Cyclone, Cyclone II, Cyclone III, Stratix, Arria
Configuration Modes β€” PS, PPS, AS (with appropriate FPGA master)
Programming Cycles β€” [DATA_NEEDED: minimum erase/write endurance cycles]

Datasheets & Resources

Browse All Products Create BOM Request Quote