EPM5130WM883B-1 vs EPM5130GM883B Comparison
Detailed side-by-side comparison of EPM5130WM883B-1 by Altera and EPM5130GM883B by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Altera
EPM5130WM883B-1 - 128-Macrocell UV PLD, 5V, CQFP-100 | Altera MAX 5000
EPM5130WM883B-1 ObsoleteAltera
EPM5130GM883B - Military CPLD, MAX 5000, 100-pin CPGA | Altera
EPM5130GM883B β Last Time BuySpecification Comparison
| Parameter | EPM5130WM883B-1 | EPM5130GM883B |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Last_time_buy |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $128.00 | $108.00 |
| Device Family | MAX 5000 (Classic EPLD) | β |
| Manufacturer | Altera (now Intel PSG) | Altera (now Intel Programmable Solutions Group) |
| Logic Type | UV-Erasable Programmable Logic Device (EPLD) | β |
| Technology | CMOS, EPROM cell | β |
| Macrocells | 128 | 128 |
| Logic Array Blocks (LABs) | 8 | β |
| Dedicated Inputs | 19 | β |
| I/O Pins | 48 (bi-directional) | β |
| Propagation Delay (tPD) | 55 ns | β |
| Maximum Clock Frequency (fMAX) | 33.3 MHz | β |
| Supply Voltage (VCC) | 4.5 V to 5.5 V (nominal 5 V) | β |
| External Clock Inputs | 1 global + shared inputs | β |
| Interconnect | Programmable Interconnect Array (PIA) | β |
| Package Type | CQFP-100, ceramic windowed (WM) | β |
| Military Screening | MIL-STD-883 Class B (883B suffix) | β |
| Operating Temperature | [DATA_NEEDED: military/industrial temperature grade] | -55C to +125C (MIL-STD-883B screening) |
| Programming Method | UV erase + EPROM programming | β |
| RoHS Status | [DATA_NEEDED: confirmed RoHS for ceramic windowed CQFP] | [DATA_NEEDED: RoHS compliance status] |
| Mounting Type | Surface Mount (CQFP with J-leads) | Through-Hole (Pin Grid Array) |
| Series | β | MAX 5000 |
| Device Type | β | CPLD - Complex Programmable Logic Device |
| Usable Gates | β | 5,000 |
| User I/O Pins | β | [DATA_NEEDED: maximum user I/O count] |
| Package | β | 100-pin CPGA (S-CPGA-P100) |
| Pin Count | β | 100 |
| Supply Voltage | β | 5 V |
| Logic Family | β | CMOS, TTL-compatible |
| Configuration Memory | β | Non-volatile EEPROM |
| Propagation Delay | β | [DATA_NEEDED: tpd in ns] |
| Screening Level | β | MIL-STD-883B Class B |
| Lead Free Status | β | Lead free / RoHS Compliant (per ICComponents listing) |
| Programmable Security | β | Yes (security bit) |