EPM9560ELI84-20 vs EPM9560GC280-20N Comparison

Detailed side-by-side comparison of EPM9560ELI84-20 by Altera and EPM9560GC280-20N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM9560ELI84-20 EPM9560GC280-20N
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $19.50 $285.00
Family MAX 9000 MAX 9000
Architecture Multiple Array MatriX (MAX) - EEPROM-based Multiple Array MatriX (MAX), 3rd generation
Usable Gates 6,000 6,000 to 12,000
Macrocells 560 560
Logic Array Blocks (LABs) 16 β€”
Maximum User I/O 212 (package-dependent) β€”
Flip-Flops 212 β€”
Pin-to-Pin Propagation Delay 20 ns β€”
Speed Grade -20 β€”
Supply Voltage (VCC) 5.0 V 4.75 V to 5.25 V
In-System Programmability 5.0 V ISP via IEEE 1149.1 JTAG Yes (5.0-V ISP via IEEE 1149.1 JTAG)
I/O Standards 5.0 V, 3.3 V, 2.5 V (multiVolt I/O) β€”
Package 84-pin PLCC 280-pin CPGA (Ceramic Pin Grid Array)
Mounting Type Through-Hole / Socket β€”
RoHS Status [DATA_NEEDED: RoHS status] [DATA_NEEDED]
Process Technology CMOS EEPROM β€”
Operating Temperature -40C to +85C (industrial) [DATA_NEEDED: industrial/commercial grade]
Device Type β€” CPLD (Complex Programmable Logic Device)
Technology β€” CMOS EEPROM-based
User I/O Pins β€” 212
Pin-to-Pin Delay (tPD) β€” 20 ns
Maximum Counter Frequency β€” 144 MHz
I/O Voltage β€” 3.3 V or 5 V (configurable)
Configuration Memory β€” EEPROM (non-volatile, instant-on)
PCI Compliance β€” Yes

Datasheets & Resources

Browse All Products Create BOM Request Quote