EP910LC-32 vs EP910LC-40 Vergleich

Detaillierter Direktvergleich von EP910LC-32 von Altera und EP910LC-40 von Rochester Electronics. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EP910LC-32 EP910LC-40
Marke Altera Rochester Electronics
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $9,85 $52,00
Device Family Altera Classic EPLD Altera Classic EPLD - EP910
Number of Macrocells 24 —
Number of Usable Gates 900 gates (typical) —
Number of Dedicated Inputs 10 —
Number of I/O Pins 20 —
Gehäuse PLCC-32 PQCC-44 (Plastic Leaded Chip Carrier, J-lead)
Speed Grade -32 —
Maximum Toggle Frequency (fMAX) [DATA_NEEDED: fMAX value in MHz for -32 grade] 25 MHz
Pin-to-Pin Propagation Delay (tPD) [DATA_NEEDED: tPD in ns for -32 grade] —
Supply Voltage (VCC) 5 V 5 V (single supply)
Logic Family Low-power CMOS (LC suffix) —
Programming Method UV-erasable or one-time programmable (OTP for LC windowless variant) Altera Logic Programmer (PLAD-J), 4-wire serial
Betriebstemperaturbereich [DATA_NEEDED: commercial or industrial grade] —
I/O Standard TTL-compatible —
Montageart Surface Mount (PLCC socket or direct solder) —
RoHS-Status unknown Not applicable (legacy)
MSL-Level unknown —
Manufacturer — Rochester Electronics (Altera original)
Product Type — EPLD (Erasable Programmable Logic Device)
Usable Gates — 450
Macrocells — 24
Logic Array Blocks — 2 (12 macrocells each)
Propagation Delay (tPD) — 40 ns
User I/O Pins — 36
Dedicated Inputs — 4
Technology — CMOS EPROM
Operating Temperature (Commercial) — 0 C to +70 C
Lead-Free Status — Not applicable

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern