EPM5192LC-2N vs EPM5192LC2 Vergleich

Detaillierter Direktvergleich von EPM5192LC-2N von Altera und EPM5192LC2 von Intel. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EPM5192LC-2N EPM5192LC2
Marke Altera Intel
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $11,85 $17,40
Family MAX 5000 MAX 5000
Macrocells 192 192
Flip-Flops 192 —
Logic Elements 192 macrocells (PAL/GAL-style AND-OR array) —
Package Type LC (ceramic J-leaded, windowed UV-erasable package family) —
Speed Grade -2 (tPD approximately 25 ns) —
Propagation Delay (typical) 25 ns —
Versorgungsspannung 5 V (typical) —
Programmability UV-erasable EPROM cell —
Montageart Surface Mount (LC package) Surface Mount
Betriebstemperatur Commercial (0C to +70C) - inferred from speed-grade -2 designation [DATA_NEEDED: operating temperature range]
RoHS-Status Compliant (per -N lead-free suffix) —
Lead-Free Yes (per -N suffix) —
Architecture Programmable Logic Array (PLA) with global PIA —
Programming Interface Altera programming hardware (MAX+PLUS II / ByteBlaster compatible) —
Device Type — EPLD (Erasable Programmable Logic Device)
User I/O Pins — 64
Logic Array Blocks (LABs) — 12
Dedicated Inputs — 7
External Clock Inputs — 1
Propagation Delay (tpd) — 45 ns (LC-2 speed grade)
Maximale Taktfrequenz — 50 MHz
Supply Voltage (VCC) — 5 V
Process Technology — CMOS
Gehäuse — PQCC-84 (84-pin Plastic J-Lead Chip Carrier)
Programmable Interconnect — Programmable Interconnect Array (PIA)
Reprogrammability — Windowed UV-erasable (ceramic package variants) / One-time programmable (plastic)

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern