Intel

EP2AGX45DF25C5N - Arria II GX FPGA, 42K LE, 572-FBGA | Intel / Altera

N.º de pieza: EP2AGX45DF25C5N ✗ Fin de vida

En stock Se envía en 1-3 días hábiles

0.9 V Vdss 572-ball FC-FBGA (Flip-Chip BGA), 25 × 25 mm Package 500 MHz Speed

Desde $258.2 USD / unidad

MOQ: 1 |

Precio actualizado: 2026-09-08

Precios por volumen

Cant.	Precio unitario	Total
1	$396.72	$396,72
10	$357.05	$3.570,50
100	$319	$31.900,00
500	$287.1	$143.550,00
1.000	$258.2	$258.200,00

ℹ️ Todos los precios están en USD

Ver ficha técnica (PDF) Ver alternativas

Cantidad

EP2AGX45DF25C5N Descripción general

The Intel (formerly Altera) EP2AGX45DF25C5N is a member of the Arria II GX family of mid-range, transceiver-equipped FPGAs fabricated on a 40 nm CMOS process, integrating 42,959 logic elements (LEs), 1,805 LABs/CLBs, 3,517,440 bits of embedded RAM, and 252 user I/Os in a 25 mm × 25 mm 572-ball Flip-Chip BGA (FC-FBGA / FCBGA-572) package with built-in 3.125 Gbps transceivers and a hardened PCI Express Gen1 block. The part is specified at the C5 speed grade (commercial, -20 °C to +85 °C ambient) at a 0.9 V core supply, with maximum toggle rates near 500 MHz on internal logic. The Arria II GX family targets cost-sensitive, transceiver-rich applications that bridge ASIC-class bandwidth with FPGA flexibility.

A Field Programmable Gate Array (FPGA) is a semiconductor device containing programmable logic blocks, interconnect, and I/O cells that the user configures after manufacture to implement arbitrary digital functions, ranging from glue logic and state machines to full processor subsystems and high-speed serial protocol bridges. Within the broader taxonomy, the EP2AGX45DF25C5N sits at the intersection of programmable logic devices (PLD), the FPGA sub-class, the Arria II GX family, and the mid-density 45K-LE segment. Each LE contains a 4-input LUT, dedicated adder/subtractor carry logic, and a programmable register, while LABs (Logic Array Blocks) group 16 LEs with shared control signals and local interconnect, enabling efficient pipelined datapath implementation.

Key features that distinguish the EP2AGX45DF25C5N include integrated multi-gigabit transceivers (MGTs) supporting data rates up to 3.125 Gbps, dedicated hard IP for PCI Express Gen1 (x1/x4), an embedded memory subsystem with up to 4.65 Mbits of block RAM plus MLAB distributed RAM, fractional PLL and general-purpose PLL blocks for clock synthesis, and a DDR/DDR2/DDR3 SDRAM memory controller hard IP block. The transceiver channels support protocols such as Serial RapidIO, Gigabit Ethernet, XAUI, and PCIe Gen1, offloading serialization, deserialization, clock-data recovery, and 8b/10b encoding from programmable fabric to hardened silicon. DSP blocks implement 18×18 multipliers with adders for FIR filters, FFTs, and baseband processing.

In the broader system hierarchy, Arria II GX FPGAs like this part are typically paired with external DDR3 SDRAM, flash configuration memory (EPCS or EPCQ), clock generators, and PHY interfaces. They sit between low-cost Cyclone families and high-end Stratix families, offering the optimal balance when designers need integrated transceivers and DSP blocks at lower cost than Stratix IV/V. Configuration is typically via JTAG, Active Serial (AS), Passive Serial (PS), or Fast Passive Parallel (FPP) modes using Altera/Intel Quartus II design software.

Typical applications include telecom baseband processing, broadcast video bridges, military secure communications, industrial imaging, and PCIe endpoint cards. The EP2AGX45DF25C5N is well suited to designs requiring 4–8 transceiver channels, low DSP density, and a mid-range logic budget at a lower price than Stratix-class parts.

When designing with this part, ensure the PCB uses matched-length routing on all high-speed serial lanes, with continuous reference planes for the 100 Ω differential impedance. Provide decoupling of at least 100 µF bulk + 0.1 µF + 0.01 µF per supply pin group. The 572-BGA requires a multilayer PCB with via-in-pad or microvia technology to escape the 1 mm pitch ball array; verify thermal dissipation against the 27 °C/W θJA typical value with adequate copper area or forced airflow.

This page synthesizes distributor pricing, package-specific drop-in alternatives within the Arria II GX family, and practical PCB/thermal design notes not found in the manufacturer datasheet alone.

Alternativas directas para EP2AGX45DF25C5N — mismo encapsulado, compatible pin a pin. Se excluyen las piezas de otro encapsulado que requieren retrabajo de la PCB.

Variantes de esta serie

Modelos de la misma serie compatibles directamente con EP2AGX45DF25C5N (mismo factor de forma y huella) — difiere en Speed Grade, Package, Operating Temperature, Transceivers, Mounting Type.

EP2AGX125DF25C5G

Intel

Speed Grade: -C5 (mid-grade)

Package: 572-BGA, FCBGA

Mounting Type: Surface Mount (FCBGA)