Intel

10M40SCE144A7G - MAX 10 FPGA, 40K LE, 144-EQFP | Intel

Référence : 10M40SCE144A7G ✓ Actif

En stock Expédié sous 1 à 3 jours ouvrés

1.2 V Vdss 144-LQFP Exposed Pad (EQFP, 22x22 mm) Package 472.5 MHz Speed 1,290,240 bits Memory

À partir de $57.21 USD / unité

MOQ : 1 |

Prix mis à jour : 2026-09-05

Tarifs dégressifs

Qté	Prix unitaire	Total
1	$87.92	$87,92
10	$79.13	$791,30
100	$70.34	$7 034,00
500	$63.5	$31 750,00
1 000	$57.21	$57 210,00

ℹ️ Tous les prix sont en USD

Voir la fiche technique (PDF) Voir les alternatives

Quantité

10M40SCE144A7G Présentation

The Intel 10M40SCE144A7G is a member of the MAX 10 FPGA family integrating 40,000 logic elements, 1,290,240 bits of embedded memory, and a 144-pin EQFP (LQFP with exposed pad) package rated for the automotive temperature grade. The device delivers up to 472.5 MHz internal operation from a 1.2 V core supply and exposes 101 user I/O pins with LVDS/PCIe/EMIF support.

An FPGA (Field-Programmable Gate Array) is a semiconductor integrated circuit built from an array of configurable logic blocks (CLBs), dedicated DSP blocks, embedded memory blocks, and programmable interconnect. FPGAs sit between fixed-function ASICs and software-driven microcontrollers: they offer hardware-timed parallelism and deterministic latency, while still being re-programmable in the field. The MAX 10 family specifically adds integrated features such as analog-to-digital converters, flash configuration memory, and on-chip voltage regulators - reducing BOM cost and enabling single-chip non-volatile logic designs.

Key differentiating features of the 10M40SCE144A7G include dual-configuration flash with instant-on support, embedded 18x18 multipliers for DSP, dedicated hardware for I/O interfaces (such as LVDS and LPDDR2 external memory), and a hardened analog block for sensor monitoring. The 55 nm process node provides a balance of static power and logic density. Compared with SRAM-based FPGAs that require external boot memory, the on-die flash eliminates a discrete PROM and simplifies board layout.

Architecturally, the 10M40 uses a logic-element (LE) fabric built from 4-input look-up tables (LUTs) with adjacent register bits, interconnected by a multi-tier routing network. The device incorporates embedded SRAM (M9K and M144K blocks), variable-precision DSP blocks, and a hardened PCIe Gen2 controller. The on-die dual-configuration flash supports remote field updates via JTAG, AS, or PS modes, enabling in-system reprogramming without external boot components.

Typical applications for the 10M40SCE144A7G include industrial motor control, automotive body electronics, low-cost video processing bridges, I/O expansion and protocol bridging for SoCs, and small-format ASIC prototyping. The integrated ADC block also suits battery management and analog sensor aggregation in distributed systems.

When designing with the 10M40SCE144A7G, note that the EQFP exposed pad must be soldered to the PCB ground plane for thermal and electrical performance. Quartus Prime software is required for synthesis, place-and-route, and bitstream generation. Configuration pins (JTAG/AS) must be correctly terminated for reliable boot.

This page consolidates distributor pricing, drop-in MAX 10 alternative devices sharing the 144-EQFP footprint, and practical Quartus design notes beyond the datasheet.

Alternatives de remplacement direct pour 10M40SCE144A7G — même boîtier, compatible broche à broche. Les références à boîtier différent nécessitant une retouche du PCB sont exclues.

Variantes de cette série

Modèles de la même série directement compatibles avec 10M40SCE144A7G (même facteur de forme et même empreinte) — différant par Configuration Memory, Logic Elements (LE), Package, Process Technology, Integrated ADC.

10M16SCE144A7G

Altera

Configuration Memory: On-die non-volatile flash

Logic Elements (LE): 16,000

Package: 144-LQFP Exposed Pad (EQFP-144), 22 x 22 mm, 0.5 mm pitch