EP1810JC-25 vs EP1810GM883B Perbandingan
Perbandingan bersamaan detil EP1810JC-25 dari Intel dan EP1810GM883B dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.
Perbandingan Spesifikasi
| Parameter Umum | EP1810JC-25 | EP1810GM883B |
|---|---|---|
| Merek | Intel | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | NRND | NRND |
| Product Type | Classic EPLD (Erasable Programmable Logic Device) | — |
| Family | Altera/Intel Classic EPLD (EP1810 series) | — |
| Macrocells | 48 | 48 |
| Propagation Delay (tPD) | 25 ns | 50 ns max |
| Maximum Toggle Frequency | [DATA_NEEDED: max fMAX] | — |
| Input Lines | 60 (including I/O) | — |
| I/O Lines | 48 | — |
| Dedicated Inputs | 12 | 12 |
| External Clock Inputs | 4 | — |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 4.5 V to 5.5 V |
| Suhu Kerja | -40 °C to 85 °C (industrial, per distributor listings) | -55 °C to +125 °C (Military, MIL-STD-883B) |
| Technology | CMOS, UV-erasable (windowed ceramic DIP) | CMOS, UV-erasable |
| Paket | 28-pin ceramic DIP (J) with quartz window | — |
| Tipe Mounting | Through-hole | Through-hole (PGA socket or PCB through-hole) |
| Erasure Method | UV light (windowed package) | — |
| Status RoHS | [DATA_NEEDED: RoHS compliance status] | — |
| Status Lingkungan Hidup | NRND (Not Recommended for New Designs) | — |
| Device Family | — | EP1810 (Classic EPLD) |
| User Flip-Flops | — | Up to 64 |
| Total Inputs | — | 60 |
| I/O Pins | — | 48 (bidirectional, tri-state) |
| Package Type | — | Ceramic Pin Grid Array (PGA), 84 pins |
| Package Designator | — | GM (ceramic PGA) |
| Processing Level | — | MIL-STD-883B (Class B) |
| Programming Method | — | UV-erasable / Altera programming hardware |
| Lead-Free / RoHS | — | [DATA_NEEDED: lead-free status] |
| Logic Family | — | TTL-compatible I/O |