EP1810LC-25 vs EP1810JI-35 Perbandingan
Perbandingan bersamaan detil EP1810LC-25 dari Altera dan EP1810JI-35 dari Intel. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.
Perbandingan Spesifikasi
| Parameter Umum | EP1810LC-25 | EP1810JI-35 |
|---|---|---|
| Merek | Altera | Intel |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | Obsolete | Obsolete |
| Product Family | Altera Classic EPLD | — |
| Part Number | EP1810LC-25 | — |
| Macrocells | 48 | 48 |
| Propagation Delay (tPD) | 25 ns | — |
| Dedicated Inputs | 12 | 48 |
| I/O Pins | 48 | — |
| External Clock Inputs | 4 | — |
| Supply Voltage (VCC) | 5 V (TTL-compatible) | — |
| Operating Mode | Turbo-only (no slow-power mode) | — |
| Paket | 68-pin JLCC (J-leaded ceramic chip carrier) | 28-pin JLCC (J-leaded ceramic, windowed) |
| Package Code | LC = 68-pin JLCC | — |
| Tipe Mounting | Surface Mount | Through-Hole (J-lead) |
| Technology | CMOS EPLD (erasable programmable logic device) | — |
| Programmable Interconnect | Global + Local buses | — |
| Programming Method | Altera Classic programmer + MAX+PLUS II legacy flow | — |
| Status Lingkungan Hidup | Obsolete (legacy Altera Classic family) | — |
| Status RoHS | [DATA_NEEDED: RoHS compliance not confirmed in legacy datasheet] | [DATA_NEEDED: RoHS compliance for ceramic windowed JLCC] |
| Suhu Kerja | [DATA_NEEDED: temperature grade for LC package] | -40C to +85C (Industrial) |
| Device Family | — | Classic EPLD |
| Logic Array Blocks | — | 8 LABs of 16 macrocells |
| Pin-to-Pin Propagation Delay (tPD) | — | 35 ns |
| Speed Grade | — | -35 |
| Process Technology | — | CMOS EPROM (UV-erasable) |
| Tegangan Pemuat | — | 5 V (typical classic EPLD) |
| Programmability | — | UV-erase, windowed for lab reprogram |
| Level MSL | — | [DATA_NEEDED: MSL rating] |
| Programming Interface | — | JEDEC fuse file via legacy programmer |