EP910LI-35 vs EP910LI-40 Perbandingan
Perbandingan bersamaan detil EP910LI-35 dari Altera dan EP910LI-40 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.
Perbandingan Spesifikasi
| Parameter Umum | EP910LI-35 | EP910LI-40 |
|---|---|---|
| Merek | Altera | Altera |
| Kategori | FPGA & CPLD | FPGA & CPLD |
| Status Lingkungan Hidup | NRND | Obsolete |
| Family | Altera Classic EPLD | — |
| Device Series | EP910 | — |
| Usable Gates | 900 | — |
| Macrocells | 24 | 24 |
| Maximum User I/O Pins | 38 | — |
| Propagation Delay (t_PD) | 35 ns | — |
| Maximum Counter Frequency (f_CNT) | 76.9 MHz | — |
| Tegangan Pemuat | 5 V (4.75 V to 5.25 V) | — |
| Suhu Kerja | -40 °C to +85 °C (Industrial) | -40C to +85C (industrial, I-suffix) |
| Paket | 44-pin PLCC (J-lead) | PLCC-44 (J-lead, windowed ceramic) |
| Process Technology | CMOS EPROM | — |
| Programming Technology | EPROM (UV-erasable) | — |
| Erase/Program Cycles | ≥100 | — |
| Tipe Mounting | Surface Mount | Surface Mount (socket-compatible) |
| Lead Pitch | 1.27 mm | — |
| Manufacturer | — | Altera (now Intel PSG) |
| Product Family | — | Classic EPLD - EP910 series |
| Device Type | — | Erasable Programmable Logic Device (EPLD) |
| Dedicated Inputs | — | 12 |
| I/O Pins | — | 24 bidirectional |
| Maximum Logic Inputs | — | 36 |
| Product Terms | — | 240 |
| Propagation Delay (tPD) | — | 40 ns |
| Technology | — | Low-power CMOS (L-suffix) |
| Programmability | — | UV-erasable, JEDEC-standard algorithm |
| Status RoHS | — | Non-compliant (windowed ceramic PLCC, legacy) |
| Lifecycle | — | Obsolete - replaced by MAX 7000 / MAX II CPLD family |