EPM5192LC-2 vs EPM5192LC-35 Perbandingan

Perbandingan bersamaan detil EPM5192LC-2 dari Altera dan EPM5192LC-35 dari Altera. Bandingkan spesifikasi penting, parameter listrik, pengemasan, status cycle, harga, dan ketersediaan untuk menentukan komponen terbaik untuk kebutuhan desain Anda.

Perbandingan Spesifikasi

Parameter Umum EPM5192LC-2 EPM5192LC-35
Merek Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Status Lingkungan Hidup Obsolete Obsolete
Family MAX 5000 MAX 5000 CPLD
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 192 —
Logic Array Blocks (LABs) 12 —
User I/O Pins 64 —
Dedicated Input Pins 7 —
External Clock Inputs 1 —
Propagation Delay (tPD) 45 ns (typical, -2 speed grade) —
Maximum Internal Frequency 50 MHz —
Interconnect Programmable Interconnect Array (PIA) —
Process Technology CMOS —
Paket PQCC-84 (PLCC-84, J-lead, surface mount) —
Programming Non-volatile (EPROM/EEPROM-based, in-system programmable via JTAG) —
Suhu Kerja [DATA_NEEDED: commercial/industrial/military grade] Commercial (0C to +70C) per LC suffix
Tegangan Pemuat 5 V (typical MAX 5000 family) —
Status RoHS [DATA_NEEDED: pre-RoHS legacy part — likely non-RoHS] Non-compliant (ceramic hermetic package)
Series — MAX 5000
Logic Elements / Macrocells — 192 macrocells
Pin-to-Pin Delay (tPD) — 35 ns
Speed Grade — -35
Programmable Type — UV-Erasable / OTP (EPROM-based)
Package Type — JLCC (J-Lead Ceramic Chip Carrier)
Tipe Mounting — Surface Mount
Logic Voltage — 5 V TTL-compatible I/O
Programming Method — Altera legacy programmer (EPROM-based)
Architecture — LAB-based with Programmable Interconnect Array (PIA)
I/O Standard — TTL
Status Lingkungan Hidup — Obsolete - last-time-buy stock only
Datasheet Document — Altera MAX 5000 family datasheet (per alldatasheet.com)

Spek dan Sumber

Buka Semua Produk Buat BOM Ajukan Diskon