EPM5192LC-2 vs EPM5192LC-35 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM5192LC-2 sa pamamagitan ng Altera at EPM5192LC-35 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM5192LC-2 EPM5192LC-35
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Family MAX 5000 MAX 5000 CPLD
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 192 —
Logic Array Blocks (LABs) 12 —
User I/O Pins 64 —
Dedicated Input Pins 7 —
External Clock Inputs 1 —
Propagation Delay (tPD) 45 ns (typical, -2 speed grade) —
Maximum Internal Frequency 50 MHz —
Interconnect Programmable Interconnect Array (PIA) —
Process Technology CMOS —
Packhaging PQCC-84 (PLCC-84, J-lead, surface mount) —
Programming Non-volatile (EPROM/EEPROM-based, in-system programmable via JTAG) —
Temperature na Operasyon [DATA_NEEDED: commercial/industrial/military grade] Commercial (0C to +70C) per LC suffix
Volte ng Pagbibigay 5 V (typical MAX 5000 family) —
Tindminan RoHS [DATA_NEEDED: pre-RoHS legacy part — likely non-RoHS] Non-compliant (ceramic hermetic package)
Series — MAX 5000
Logic Elements / Macrocells — 192 macrocells
Pin-to-Pin Delay (tPD) — 35 ns
Speed Grade — -35
Programmable Type — UV-Erasable / OTP (EPROM-based)
Package Type — JLCC (J-Lead Ceramic Chip Carrier)
Uri ng Pagpapasok — Surface Mount
Logic Voltage — 5 V TTL-compatible I/O
Programming Method — Altera legacy programmer (EPROM-based)
Architecture — LAB-based with Programmable Interconnect Array (PIA)
I/O Standard — TTL
Katayuan ng Lifecycle — Obsolete - last-time-buy stock only
Datasheet Document — Altera MAX 5000 family datasheet (per alldatasheet.com)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita