Reported by TechPowerUp on 2026-10-20. Summarized and analyzed by XAIPART Editorial.
What happened
An AMD Gainsborough APU has surfaced on OpenBenchmarking in an engineering-sample configuration, and TechPowerUp previously linked the same codename to Valve's potential Steam Deck 2 silicon path.S1
The leaked sample carries 6 CPU cores and 12 threads on a 2.4 GHz base clock, which it characterizes as a 50% increase over the cores in the current Steam Deck APU.S1
Memory configuration on the sample is 24 GB of LPDDR5 running at 9600 MT/s, compared with 16 GB of LPDDR5 at 6400 MT/s in today's device, while the article notes this 24 GB figure is a test configuration rather than a confirmed shipping spec.S1
In Furmark, the Gainsborough sample reached 3,508 points at 1024 × 768, versus 3,323 points for the current APU at 1280 × 800. The article frames the two as close rather than directly comparable because of the resolution delta and notes early drivers were used.S1
| Metric | Reported value | Source |
|---|---|---|
| CPU cores / threads (Gainsborough sample) | 6 / 12 | [S1] |
| CPU base clock | 2.4 GHz | [S1] |
| CPU core increase vs current Steam Deck | +50% | [S1] |
| Memory capacity (sample) | 24 GB LPDDR5 | [S1] |
| Memory speed (sample) | 9600 MT/s | [S1] |
| Steam Deck reference memory, Gen | 16 GB LPDDR5 at 6400 MT/s | [S1] |
| Furmark score, Gainsborough at 1024 × 768 | 3,508 | [S1] |
| Furmark score, Steam Deck at 1280 × 800 | 3,323 | [S1] |
| Shipped RAM for Steam Deck 2 | Not disclosed | [S1] |
Background timeline
- - TechPowerUp reports an AMD Gainsborough APU engineering sample leaked on OpenBenchmarking, tied to the Steam Deck 2 rumor thread. [S1]
- - TechPowerUp previously identified the Gainsborough codename in an AMD driver drop and linked it to a potential Steam Deck 2 APU. [S1]
XAIPART take
Technical impact
The 50% core bump from 4 to 6 on the same Zen-family microarchitecture line, paired with LPDDR5 at 9600 MT/s, points to meaningful headroom for threaded game workloads and faster iGPU feed bandwidth than today's 6400 MT/s subsystem. [XAIPART analysis]
Even with early drivers, the Furmark parity at lower resolution is the more interesting signal: it suggests AMD and a partner are already validating a thermal and power envelope that is at least as efficient as the current Van Gogh part. [XAIPART analysis]
Market impact
For handheld gaming designs built around AMD APUs, a verified 6-core Gainsborough part with 9600 MT/s LPDDR5 would reset the BOM expectations on the memory side: 24 GB at that speed implies denser packages and tighter PCB signal-integrity work than the current 16 GB at 6400 MT/s. [XAIPART analysis]
For sourcing, expect a short beta-sample window before any retail APU is allocated; Valve and other OEMs will likely lock in memory vendor slots ahead of generic DIY availability. [XAIPART analysis]
Action
Design teams evaluating APU platforms for handheld or compact gaming form factors can park this codename on a watch list and plan validation around the 24 GB / 9600 MT/s LPDDR5 envelope. [XAIPART analysis]
Procurement should track AMD APU allocation notes and any partner memory vendor announcements around LPDDR5-9600 parts rather than committing long-lead orders against unverified sample specs. [XAIPART analysis]
XAIPART Forecast
XAIPART expects that, if a second OpenBenchmarking submission for the same Gainsborough silicon family does not appear with at least 24 GB of LPDDR5 at a sustained memory clock of 8400 MT/s or higher by 2027-03-31, this brief's design-in assumptions about the Gainsborough memory envelope are wrong. XAIPART analysis
Facts are as reported by the cited source. The design-in, sourcing and forward-looking statements above are XAIPART's analysis, not the source's claims. The shipping RAM capacity for any Steam Deck 2 product, the final APU SKU name, and the production release window are not disclosed by TechPowerUp; the leak is single-source and based on a pre-release engineering run. [XBID]
Corrections: none at publication. This brief will be updated with a timestamp if the source corrects its report.
代替品とライフサイクル
| 部品 | 関係 | ライフサイクル | 根拠 |
|---|---|---|---|
| — | 登録済みの代替品はありません データ不足 | — | 前身ラベルを表示するには match_type が必要です |
「前身」および「代替」のラベルは、記録された一致タイプ、ライフサイクルステータス、またはソーステキストに基づく場合にのみ付与されます。一致が記録されていない場合、ラベルは表示されません。当社の掲載情報は市場の基準ではありません。
競合状況
- 21763 件の商品がXAIPARTのこのカテゴリに掲載されています
- 88 社のメーカー
- 57 社のメーカーが過去30日間のニュースアーカイブで言及されました
件数はXAIPARTカタログのみを反映しており、市場シェアではありません。
影響を受ける部品
カタログに一致するものはありません。 この記事は、現在XAIPARTに掲載されているどの部品にも該当しません。一致を推測することはなく、プレースホルダーのリストも表示しません。
ストーリー内の位置づけ
- amd-epyc-9006-venice-700-8-core-to-14-904-256-core-what-sp7-sp8-buyers-need
- astera-labs-broadens-aries-7-pcie-7-connectivity-line-for-multi-rack-ai-clusters
- what-amd-s-zen-6-ibs-memory-profiler-means-for-cxl-tiered-memory-server-designs
- amd-gpu-price-hikes-of-up-to-104-hit-china-first-international-board-partners-already-notified
- ibuypower-s-amd-ai-halo-mini-pc-what-the-ryzen-ai-max-pro-495-means-for-compact-workstation-sourcing
- amd-ryzen-ai-7-hx-455-leak-signals-a-cut-back-hx-470-with-z2-extreme-class-radeon-890m-igpu
- AMDが全31のZen 6 EPYC 9006 SKUの1Ku価格を公開。SP7は2026年第4四半期出荷、SP8は2027年上半期。TDPに代わりDefault CPU Powerを採用。 trade
- Astera LabsはAries 7ポートフォリオにリタイマー、リドライバー、ケーブルモジュール、光ドライバー、TAを追加。2026年第4四半期のサンプル提供を予定し、OCP Global Summitでのデモに先立ちます。 product launch trade
- AMDはCXL階層メモリのホットページ追跡を目的としたZen 6ハードウェアサンプラーを公開しました。ベンチマークの差分はまちまちで、パッチは開発中です。 trade
- AMDはメモリと製造コストを理由に、中国でのGPUベンダー価格をRX 9070で最大104ドル引き上げました。国際的な値上げも続くと予想されます。 price change trade
- iBUYPOWERは2026年第4四半期にRyzen AI Max+ PRO 495搭載のミニワークステーションを3,999ドルから出荷します。設計と調達に何が変わるかを読み解きます。 product launch trade
- A Weibo leak surfaces an 8-core Ryzen AI 7 HX 455 APU with 16 CU Radeon graphics matching the Radeon 890M and 24 MB of L3 cache, pointing at a thinner HX 470 sibling. trade
- Colorful's E-ATX X870E Ultra-S V14 AM5 board ships in China at 1,899 CNY with 16+2+1 80 A VRMs, five M.2 slots and Wi-Fi 7. product launch trade
- A leaked OpenBenchmarking entry for an AMD Gainsborough engineering sample shows 6 cores, 24 GB LPDDR5 at 9600 MT/s, and Furmark parity with today's Steam Deck at lower resolution. trade
チェーンは公開済みのブリーフのみから構築されます。ブリーフのないノードは描画されません。
次元別のコスト圧力
| Dimension | FRED series ID | Unit | Lag | As of |
|---|---|---|---|---|
| Input cost | PCOPPUSDM, PALUMUSDM, PNICKUSDM | USD/mt | 96 d | |
| Supply/demand | PCU334413334413, IPG3344S | index(1982=100) / index(2017=100) | 46 d | |
| FX & energy | DEXCHUS, DCOILBRENTEU, DHHNGSP | rate / USD/bbl / USD/MMBtu | 6 d |
No free authoritative interface for: gold · silver · rare earth · polysilicon · lithium carbonate · market share — listed rather than approximated.
この記事の制作方法
プロセス証跡 — 取得、ソースの妥当性、モデル、ゲート
| Source fetched | TechPowerUp · www.techpowerup.com · 2,019 chars · fetch status success |
|---|---|
| Source sanity (S1) | ok — passed before any model call (no s1_ block recorded) |
| Model / prompt | MiniMax-M3 · prompt Blog Agent - News Summary (v2.8-final) · 6,599 tokens · 35.3s · run completed |
| Gate | verdict pass · 5/6 applicable checks passed · spec v2.9 · C10 ratio 0.026292 · C10 rounds 0 |
| Time contract | 2 <time datetime> values in this brief — 0 violations (+08:00 or date-only) |
上記のすべての行はパイプラインによって生成されており、手作業で書かれたものではありません。
コメント
最初のコメントを投稿しましょう。
🔐 コメントするには ログイン してください。
アカウントをお持ちでないですか? 新規登録