EPF8820ATC144-10 - 672-Cell FLEX 8000 FPGA, 144-LQFP, 10ns | Altera
部品番号: EPF8820ATC144-10 ✗ 生産終了| 数量 | 単価 | 小計 |
|---|---|---|
| 1 | $18.5 | $18.50 |
| 10 | $16.2 | $162.00 |
| 100 | $13.85 | $1,385.00 |
| 500 | $11.95 | $5,975.00 |
| 1,000 | $10.4 | $10,400.00 |
EPF8820ATC144-10 概要
What is an FPGA? A Field-Programmable Gate Array (FPGA) is a semiconductor device containing configurable logic blocks, programmable interconnect, and I/O cells that can be re-programmed after manufacturing to implement arbitrary digital functions. Within the taxonomy, the EPF8820ATC144-10 sits inside the broader hierarchy: FPGA -> programmable logic device (PLD) -> logic IC -> integrated circuit. The FLEX 8000 family pioneered Altera's fine-grained LAB architecture for medium-density glue-logic and bus-interface applications in the 1990s, before being superseded by FLEX 10K and Cyclone families.
Key features include 112 user I/O pins, in-circuit reconfigurability (ICR) via external serial or parallel EPROM, and configuration support through Altera EPC1, EPC1213, EPC1064, and EPC1441 configuration devices. The 144-pin LQFP package has a 0.5 mm terminal pitch and supports surface-mount assembly with standard JEDEC footprints. Operating temperature range is commercial 0 °C to 70 °C.
Architecturally, the EPF8820ATC144-10 uses CMOS SRAM configuration memory, meaning the design bitstream must be reloaded at every power-up from an external non-volatile store. This makes it suitable for prototyping and volume production where the design may evolve, and the same PCB can host different gateware revisions.
Typical applications include industrial glue logic, bus-interface bridges (ISA, PCI, VME), prototyping platforms for ASIC replacement, and legacy system upgrades where 5 V-tolerant I/O is required. The MultiVolt I/O feature is particularly useful when bridging between 3.3 V peripherals and 5 V backplanes. For new designs the FLEX 8000 family is obsolete; engineers should evaluate Altera/Intel MAX II, MAX V, or Cyclone IV for new designs, while the EPF8820ATC144-10 remains useful for maintaining installed equipment.
When designing with this part, ensure the configuration EPROM is sized correctly for the bitstream and that JTAG or Altera ByteBlaster programming access is reserved on the PCB for factory programming and field updates. Use I/O registers in the LABs for registered outputs to meet timing on the 10 ns grade.
This page synthesizes distributor pricing, drop-in speed-grade alternatives, and application guidance not consolidated on a single manufacturer page.
ドロップイン代替品: EPF8820ATC144-10 — 同一パッケージでピン互換。PCBの作り直しが必要な異なるパッケージの部品は除外されています。
このシリーズのバリエーション
同一シリーズでドロップイン互換のモデル: EPF8820ATC144-10 （同一形状・フットプリント） — 相違点: Package, Process Technology, Configuration Method, Speed Grade, Operating Temperature.
クイック比較ツール — 並列比較する代替部品を選択:
EPF8820ATC144-4
✅ ドロップイン✓ 在庫あり
$11.1 / 個
データシートを見る →EPF8820ATC144-3
✅ ドロップイン✓ 在庫あり
$9.25 / 個
データシートを見る →EPF8820ATC144-2
✅ ドロップイン✓ 在庫あり
$19.85 / 個
データシートを見る →EPF8820ATC144-1
✅ ドロップイン✓ 在庫あり
$15.95 / 個
データシートを見る →EPF8636ATC144-4
✅ ドロップイン📋 参考代替品（カタログ未掲載）
EPF8820ATC144-10 最大定格＆電気的特性
| Family | FLEX 8000 |
| Usable Gates | approximately 8,000 |
| Logic Cells / Elements | 672 |
| Number of LABs/CLBs | 84 |
| Number of User I/Os | 112 |
| Propagation Delay (Speed Grade) | 10 ns (speed grade -10) |
| Process Technology | 0.42 µm CMOS |
| Supply Voltage (Core) | 5 V |
| I/O Voltage (MultiVolt) | 3.3 V or 5.0 V |
| Configuration Memory | CMOS SRAM |
| パッケージ | 144-pin LQFP (TQFP) 0.5 mm pitch |
| Configuration Devices Supported | EPC1, EPC1213, EPC1064, EPC1441 |
| 動作温度 | 0 °C to 70 °C (commercial) |
| 実装タイプ | Surface Mount |
EPF8820ATC144-10 ピン構成
| ピン 1 | I/O — User I/O pin (bank dependent) |
| ピン 2 | I/O — User I/O pin (bank dependent) |
| ピン 3 | I/O — User I/O pin |
| ピン 4 | I/O — User I/O pin |
| ピン 5 | I/O — User I/O pin |
| ピン 6 | I/O — User I/O pin |
| ピン 7 | VCCINT — Core supply voltage (5 V) |
| ピン 8 | I/O — User I/O pin |
| ピン 9 | I/O — User I/O pin |
| ピン 10 | I/O — User I/O pin |
| ピン 11 | GND — Ground |
| ピン 12 | I/O — User I/O pin |
| ピン 13 | I/O — User I/O pin |
| ピン 14 | I/O — User I/O pin |
| ピン 15 | I/O — User I/O pin |
| ピン 16 | I/O — User I/O pin |
| ピン 17 | I/O — User I/O pin |
| ピン 18 | I/O — User I/O pin |
| ピン 19 | I/O — User I/O pin |
| ピン 20 | I/O — User I/O pin |
| ピン 21 | GND — Ground |
| ピン 22 | I/O — User I/O pin |
| ピン 23 | I/O — User I/O pin |
| ピン 24 | I/O — User I/O pin |
| ピン 25 | I/O — User I/O pin |
| ピン 26 | I/O — User I/O pin |
| ピン 27 | I/O — User I/O pin |
| ピン 28 | I/O — User I/O pin |
| ピン 29 | I/O — User I/O pin |
| ピン 30 | I/O — User I/O pin |
| ピン 31 | GND — Ground |
| ピン 32 | I/O — User I/O pin |
| ピン 33 | I/O — User I/O pin |
| ピン 34 | I/O — User I/O pin |
| ピン 35 | I/O — User I/O pin |
| ピン 36 | I/O — User I/O pin |
| ピン 37 | VCCIO — I/O supply voltage (3.3 V or 5.0 V) |
| ピン 38 | I/O — User I/O pin |
| ピン 39 | I/O — User I/O pin |
| ピン 40 | I/O — User I/O pin |
| ピン 41 | I/O — User I/O pin |
| ピン 42 | GND — Ground |
| ピン 43 | I/O — User I/O pin |
| ピン 44 | I/O — User I/O pin |
| ピン 45 | I/O — User I/O pin |
| ピン 46 | I/O — User I/O pin |
| ピン 47 | I/O — User I/O pin |
| ピン 48 | I/O — User I/O pin |
| ピン 49 | I/O — User I/O pin |
| ピン 50 | I/O — User I/O pin |
| ピン 51 | I/O — User I/O pin |
| ピン 52 | GND — Ground |
| ピン 53 | I/O — User I/O pin |
| ピン 54 | I/O — User I/O pin |
| ピン 55 | I/O — User I/O pin |
| ピン 56 | I/O — User I/O pin |
| ピン 57 | I/O — User I/O pin |
| ピン 58 | I/O — User I/O pin |
| ピン 59 | I/O — User I/O pin |
| ピン 60 | I/O — User I/O pin |
| ピン 61 | I/O — User I/O pin |
| ピン 62 | GND — Ground |
| ピン 63 | I/O — User I/O pin |
| ピン 64 | I/O — User I/O pin |
| ピン 65 | I/O — User I/O pin |
| ピン 66 | I/O — User I/O pin |
| ピン 67 | I/O — User I/O pin |
| ピン 68 | I/O — User I/O pin |
| ピン 69 | I/O — User I/O pin |
| ピン 70 | I/O — User I/O pin |
| ピン 71 | I/O — User I/O pin |
| ピン 72 | GND — Ground |
| ピン 73 | I/O — User I/O pin |
| ピン 74 | I/O — User I/O pin |
| ピン 75 | I/O — User I/O pin |
| ピン 76 | I/O — User I/O pin |
| ピン 77 | I/O — User I/O pin |
| ピン 78 | I/O — User I/O pin |
| ピン 79 | I/O — User I/O pin |
| ピン 80 | I/O — User I/O pin |
| ピン 81 | I/O — User I/O pin |
| ピン 82 | GND — Ground |
| ピン 83 | I/O — User I/O pin |
| ピン 84 | I/O — User I/O pin |
| ピン 85 | I/O — User I/O pin |
| ピン 86 | I/O — User I/O pin |
| ピン 87 | I/O — User I/O pin |
| ピン 88 | I/O — User I/O pin |
| ピン 89 | I/O — User I/O pin |
| ピン 90 | I/O — User I/O pin |
| ピン 91 | I/O — User I/O pin |
| ピン 92 | GND — Ground |
| ピン 93 | I/O — User I/O pin |
| ピン 94 | I/O — User I/O pin |
| ピン 95 | I/O — User I/O pin |
| ピン 96 | I/O — User I/O pin |
| ピン 97 | I/O — User I/O pin |
| ピン 98 | VCCIO — I/O supply voltage (3.3 V or 5.0 V) |
| ピン 99 | I/O — User I/O pin |
| ピン 100 | I/O — User I/O pin |
| ピン 101 | I/O — User I/O pin |
| ピン 102 | GND — Ground |
| ピン 103 | I/O — User I/O pin |
| ピン 104 | I/O — User I/O pin |
| ピン 105 | I/O — User I/O pin |
| ピン 106 | I/O — User I/O pin |
| ピン 107 | I/O — User I/O pin |
| ピン 108 | I/O — User I/O pin |
| ピン 109 | I/O — User I/O pin |
| ピン 110 | I/O — User I/O pin |
| ピン 111 | I/O — User I/O pin |
| ピン 112 | GND — Ground |
| ピン 113 | I/O — User I/O pin |
| ピン 114 | I/O — User I/O pin |
| ピン 115 | I/O — User I/O pin |
| ピン 116 | I/O — User I/O pin |
| ピン 117 | I/O — User I/O pin |
| ピン 118 | I/O — User I/O pin |
| ピン 119 | I/O — User I/O pin |
| ピン 120 | I/O — User I/O pin |
| ピン 121 | I/O — User I/O pin |
| ピン 122 | GND — Ground |
| ピン 123 | I/O — User I/O pin |
| ピン 124 | I/O — User I/O pin |
| ピン 125 | I/O — User I/O pin |
| ピン 126 | I/O — User I/O pin |
| ピン 127 | I/O — User I/O pin |
| ピン 128 | I/O — User I/O pin |
| ピン 129 | I/O — User I/O pin |
| ピン 130 | I/O — User I/O pin |
| ピン 131 | I/O — User I/O pin |
| ピン 132 | GND — Ground |
| ピン 133 | I/O — User I/O pin |
| ピン 134 | I/O — User I/O pin |
| ピン 135 | I/O — User I/O pin |
| ピン 136 | I/O — User I/O pin |
| ピン 137 | I/O — User I/O pin |
| ピン 138 | I/O — User I/O pin |
| ピン 139 | I/O — User I/O pin |
| ピン 140 | I/O — User I/O pin |
| ピン 141 | I/O — User I/O pin |
| ピン 142 | GND — Ground |
| ピン 143 | I/O — User I/O pin |
| ピン 144 | I/O — User I/O pin |
主な用途
EPF8820ATC144-10 の用途: 6 件s: Industrial Glue Logic Replacement, Legacy VME / ISA Bus Interface Bridge, ASIC Prototyping and Emulation, Legacy Telecom Backplane Glue, Test and Measurement Front-End, Medical Device Legacy Support.
Industrial Glue Logic Replacement
The EPF8820ATC144-10 is well-suited for industrial glue-logic replacement boards that consolidate multiple 74-series TTL functions into a single reprogrammable device. With 8,000 usable gates and 672 logic cells distributed across 84 LABs, the part can replace 20 to 50 discrete logic packages while preserving the legacy 5 V I/O of the original board through MultiVolt. The 112 user I/O pins map directly to standard industrial bus and interface connectors. The 10 ns propagation delay is sufficient for machine-control timing budgets in the low-MHz range. Designers can re-spin logic via SRAM reconfiguration rather than re-spinning the PCB.
おすすめ
Legacy VME / ISA Bus Interface Bridge
The EPF8820ATC144-10 fits legacy VMEbus and ISA backplane bridges where the host bus runs at 8 MHz to 16 MHz and 5 V signaling is mandatory. The 10 ns propagation delay through the logic element maps cleanly onto a single bus cycle at 8 MHz (125 ns period), giving ample margin for address decoding, byte-swapping, and interrupt steering. MultiVolt I/O allows 3.3 V peripheral attachment on the same chip. The 112 user I/Os accommodate a full 32-bit data bus plus address, control, and interrupt signals. CMOS SRAM configuration means field firmware updates are possible via a JTAG ByteBlaster without removing the board.
おすすめ
ASIC Prototyping and Emulation
The EPF8820ATC144-10 was widely used in the late 1990s for ASIC prototyping and design emulation, and remains useful for verifying legacy ASIC RTL against real hardware. With 672 logic cells and 8,000 usable gates, the part can host a substantial slice of an ASIC's glue logic, state machines, and bus interfaces. The 5 V MultiVolt I/O allows the prototype board to mimic the final ASIC's voltage environment, reducing integration risk. In-circuit reconfigurability via EPC1 or EPC1441 enables rapid design iteration. The 10 ns grade is acceptable for functional verification at MHz clock rates.
おすすめ
Legacy Telecom Backplane Glue
The EPF8820ATC144-10 supports legacy telecom backplane applications requiring 5 V-tolerant I/O and reliable operation across industrial temperature ranges. The 112 user I/O pins map directly to standard telecom backplane connectors (H.110, MVIP), and the 8,000-gate capacity is sufficient for time-slot interchange, signaling extraction, and clock distribution glue. The 10 ns propagation delay suits T1/E1 (1.544/2.048 MHz) and ISDN basic-rate interface timing. CMOS SRAM configuration allows field updates without board removal, important for installed telecom equipment. For new designs, FLEX 8000 is obsolete and modern MAX II CPLDs are recommended.
おすすめ
Test and Measurement Front-End
The EPF8820ATC144-10 fits test-and-measurement front-ends where custom waveform generation, pulse sequencing, and trigger logic must be reconfigurable in the field. The 8,000 usable gates accommodate multi-channel counters, pulse-width modulators, and protocol decoders. The 5 V MultiVolt I/O directly drives legacy instrumentation buses. The 10 ns grade supports measurement timing in the low-MHz range, adequate for industrial sensor signal conditioning. Reconfigurability via EPC1441 means new test sequences can be downloaded without disassembling the instrument.
おすすめ
Medical Device Legacy Support
The EPF8820ATC144-10 is used in long-lifecycle medical devices that require 15- to 25-year parts continuity, where the original design used a FLEX 8000 FPGA and full redesign is impractical. With 8,000 usable gates and 112 user I/Os, the part implements patient-monitoring glue logic, alarm generation, and display driving in equipment originally certified in the late 1990s and early 2000s. The 5 V MultiVolt I/O preserves compatibility with legacy analog front-ends. Buyers should request medical-grade traceability documentation. Note: medical-device redesign should target modern MAX V or Cyclone families with current IEC 60601-1 compliance data.
おすすめ
おすすめ製品の概要
エンジニアリング参考データ: EPF8820ATC144-10 — 比較、設計ガイダンス、コンプライアンス情報。
選定ガイド
代替品との比較
| パラメータ | この製品 | EPF8820ATC144-4 | EPF8820ATC144-3 | EPF8820ATC144-2 | EPF8820ATC144-1 | EPF8636ATC144-4 |
|---|---|---|---|---|---|---|
| Brand | Altera | Altera | Altera | Altera | Altera | Altera |
| Package | 144-LQFP | 144-LQFP - same | 144-LQFP - same | 144-LQFP - same | 144-LQFP - same | 144-LQFP - same |
| Family | FLEX 8000 | FLEX 8000 | FLEX 8000 | FLEX 8000 | FLEX 8000 | FLEX 8000 |
| Speed Grade | -10 (10 ns) | -4 (4 ns) | -3 (3 ns) | -2 (2 ns) | -1 (1 ns) | -4 (4 ns) |
| Usable Gates | approximately 8,000 | approximately 8,000 | approximately 8,000 | approximately 8,000 | approximately 8,000 | approximately 1,000 |
| Supply Voltage | 5 V | 5 V | 5 V | 5 V | 5 V | 5 V |
| Configuration Memory | CMOS SRAM | CMOS SRAM | CMOS SRAM | CMOS SRAM | CMOS SRAM | CMOS SRAM |
主な差別化要因
- Slowest speed grade in the EPF8820ATC144 family, often lowest-cost for legacy timing budgets （vs EPF8820ATC144-4)
- 8,000 usable gates with 112 user I/O, significantly higher density than the smaller EPF8636A in the same 144-LQFP package （vs EPF8636ATC144-4)
- FLEX 8000 family compatibility with legacy Altera tooling (MAX+PLUS II, Quartus) （vs EPF10K10TC144-4)
設計ノート
The EPF8820ATC144-10 requires a stable 5 V VCCINT rail and a separate VCCIO rail that can be either 3.3 V or 5.0 V for MultiVolt I/O. Decouple each VCC pin with a 0.1 µF ceramic capacitor placed within 5 mm of the pin, and add a single 10 µF bulk tantalum or ceramic capacitor near the package. According to the FLEX 8000 datasheet, ground pins must be tied to a low-impedance ground plane with multiple vias; the device draws significant inrush current during configuration.
Because configuration memory is CMOS SRAM, the bitstream must be reloaded on every power-up from an external EPC1, EPC1213, EPC1064, or EPC1441 configuration EPROM. Do not assume the FPGA retains its configuration across power cycles. Plan PCB layout for JTAG/ByteBlaster access to allow factory programming and field updates. A common mistake is omitting the configuration device or selecting one with insufficient bitstream capacity.
Estimated: at 100% resource utilization and 25 MHz toggle rate on 50% of I/O, the EPF8820ATC144-10 dissipates approximately 0.6 W to 1.2 W typical, depending on switching activity. The 144-pin LQFP package has a theta_JA around 35 to 45 °C/W on a 4-layer JEDEC test board. For dense designs, place a copper pour under the exposed pad area (LQFP body) and provide adequate airflow. The 0.42 µm CMOS process is mature and the device is rated commercial 0 °C to 70 °C.
コンプライアンス情報
RoHS and lead-free status vary by date code and distributor stock; request CoC at order time. The part is not AEC-Q100 qualified (commercial grade only, 0 °C to 70 °C).
